Hardware Operations
22
2.5.1 System Memory Organization Modes
The Romley-EP/EP 4S platform supports four different memory RAS modes:
Independent Channel Mode, Rank Sparing Mode, Mirrored Channel Mode, and Lockstep
Channel Mode. The rules on channel population and channel matching vary by the RAS
mode used. Regardless of RAS mode, the requirements for populating within a channel
given in Section 6.3.2 must be met at all times. Note that support of RAS modes that
require matching DIMM population between channels (Mirroring and Lockstep) require
that ECC DIMMs be populated. Independent Channel Mode is the only mode that
supports non-ECC DIMMs in addition to ECC DIMMs.
For RAS modes that require matching populations, the same slot positions across
channels must hold the same DIMM type with regards to size and organization. DIMM
timings do not have to match but timings will be set to support all DIMMs populated
(i.e., DIMMs with slower timings will force faster DIMMs to the slower common timing
modes).
Independent Channel Mode
Channels can be populated in any order in Independent Channel Mode. All four
channels may be populated in any order and have no matching requirements. All
channels must run at the same interface frequency but individual channels may run at
different DIMM timings (RAS latency, CAS latency, and so forth).
Rank Sparing Mode
In Rank Sparing Mode, one rank is a spare of the other ranks on the same channel. The
spare rank is held in reserve and is not available as system memory. The spare rank
must have identical or larger memory capacity than all the other ranks (sparing source
ranks) on the same channel. After sparing, the sparing source rank will be lost.
Mirrored Channel Mode
In Mirrored Channel Mode, the memory contents are mirrored between Channel 0 and
Channel 1 and also between Channel 2 and Channel 3. As a result of the mirroring, the
total physical memory available to the system is half of what is populated. Mirrored
Channel Mode requires that Channel 0 and Channel 1, and Channel 2 and Channel 3
must be populated identically with regards to size and organization. DIMM slot
populations within a channel do not have to be identical but the same DIMM slot
location across Channel 0 and Channel 1 and across Channel 2 and Channel 3 must be
populated the same.
Lockstep Channel Mode
In Lockstep Channel Mode, each memory access is a 128-bit data access that spans
Channel 0 and Channel 1, and Channel 2 and Channel 3. Lockstep Channel mode is the
only RAS mode that allows SDDC for x8 devices. Lockstep Channel Mode requires that
Содержание B800
Страница 1: ...About This Manual i Board B800 May 2012 Revision A 1 ...
Страница 3: ...About This Manual iii ...
Страница 16: ...viii Canadian Notice Avis Canadien Class A Equipment Japanese Notice Taiwanese Notice ...
Страница 29: ...Hardware Operations 12 ...
Страница 38: ...Hardware Operations 21 Figure 2 9 DIMM Socket Location ...
Страница 42: ...Hardware Operations 25 DDR3 RDIMM Population DDR3 UDIMM Population DDR3 LRDIMM Population ...
Страница 43: ...Hardware Operations 26 DDR3L RDIMM Population 1 35V DDR3L UDIMM Population 1 35V ...
Страница 44: ...Hardware Operations 27 ...
Страница 73: ...56 Pin Signal Name P11 NC P12 VGA_DDCDAT_R P13 VGA_HSYNC_LSHFTR_L P14 VGA_VSYNC_LSHFTR_L P15 VGA_DDCCLK_R ...
Страница 74: ...57 BIOS Setup Utility Utility and POST Code Chapter 4 BIOS Setup ...
Страница 112: ...Appendix China RoHS Regulations ...
Страница 113: ...Appendix TBD I Appendix China RoHS Regulations Appendix Figure I China RoHS Regulations ...