Interface MCA-E4852A, Руководство пользователя

Страница: 10 / 21

MCA-E4852A Ver. 1.1
Interface Corporation -8-
3.3 Circuit Diagram
Car
dB
us
br
id
ge
circ
ui
t
Contr
ol
cir
cu
it
Car
dB
us
CAN
transceiver
C
A
N c
on
tro
lle
r
Transmit message FIFO
Interrupt
Channel 1
Channel 2
OSC 24 MHz
CAN controller
arbitration circuit
Same as channel 1
Pseudo message transmit control
Receive message FIFO
Error status FIFO
FPGA
PC
ca
rd
c
onn
ec
to
r
B
ra
nc
h ca
bl
e
conn
ec
to
r
CN
1
CN2
3.4 External Input/Output Circuit
The figure below shows the external input/output circuit of the CBI-4852A.
CANL1
CANH2
CANL2
CANH1
JK
C-
485
1A
：
PC
ca
rd
c
onn
ec
to
r
B
ra
nc
h c
ab
le
c
onn
ec
to
r (w
it
h
te
rmi
na
tin
g re
si
st
or)
CN
1
CAN
Transceiver
PCA82C250
Channel 1
CAN
Transceiver
PCA82C250
Channel 2
CN
2
CBI-4852A