Intel
®
PXA27x Processor Developer’s Kit - User’s Guide
75
3.3.1.9
Synchronous Static Memory Configuration Register (SXCNFG)
Before
setting up SXCNFG, configure the Intel
®
PXA270 Processor flash-memory devices for
synchronous operation. To do this, refer to the
Intel
®
Synchronous StrataFlash
®
Memory Data
Sheet
for the K18-family devices. In the Flash Configuration register for each device, set the first-
access latency count (CR[13:11]) to 0b011.
SXCNFG Recommended Settings:
3.3.1.10
Expansion Memory Timing Configuration Registers
The following table shows the settings for
all six
of these configuration registers.
Note:
The values in the following table presume a 250-ns card cycle time.
MCMEM0, MCMEM1, MCATT0, MCATT1, MCIO0, and MCIO1
Recommended Settings:
4
0
0
4
4
0
0
4
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Stand-alone Intel
®
PXA270 Processor
and
Intel
®
PXA270 Processor with main board
0
1
00
000 0000
001
00
0
1
00
000 0000
001
00
†
†
These values are based upon the main board switch SW2 (SWAP_FLASH) being set to
DOT
(nCS0 = Intel
®
PXA270 Processor
flash). If SWAP_FLASH is set to
NO-DOT
(nCS0 = main board flash), then the values of these bits must be swapped.
To determine the state of SWAP_FLASH, software must use the procedure described in
Configuration Register (see
1
C
3
9
1
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Stand-alone Intel
®
PXA270 Processor
0000 0000 0000
XX XXXX
00
X XXXX
XXX XXXX
Processor card with main board
0000 0000 0000
00 0111
00
0 0111
001 0001