52
Intel
®
PXA27x Processor Developer’s Kit
- User’s Guide
3.2.1.2
System Configuration Register 2 (SCR2)
The virtual register SCR2, defined in
, contains configuration information for the LCD
panel that is used with the kit. This information must be known at boot time in order to properly
configure the processor LCD interface and timing registers.
Note:
The SCR is not normally available after the boot sequence has completed. If it is necessary to
access this register at any other time, follow the instructions set out in
Table 17. SCR2 Bit Definitions
Address (see Section 3.2.1):
System configuration word
SCR2
Intel
®
PXA27x Processor Developer’s Kit
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
GPIO
103
104
113
31
30
87
86
77
75
74
19
14
Name
Reserved
nGFX_
P
RES
AUDIOID
ORIENT
LCDID
Reset
?
?
?
?
?
†
†
†
†
†
†
†
†
†
†
†
Bits
Name
Access
Description
15:11
—
—
reserved
10
nGFX_PRES
R
Graphics Accelerator Present:
0 = Graphics Accelerator is present.
1 = Graphics Accelerator is absent.
9:7
AUDIOID
Audio CODEC ID
0b000 Reserved
0b001 Philips UCB1400
0b010 AKM AK2440
6
ORIENT
R
LCD panel orientation:
0 = portrait
1 = landscape
5:0
LCDID
R
Display panel ID:
0b000001 —
Toshiba* LTM04C380K VGA, 18-bit, 666 RGB
0b000000 —
Toshiba* LTM04C380K VGA, 16-bit, 565 RGB
0b000001 —
Toshiba* LTM035A776C VGA, 18-bit, 666 RGB
0b000000 —
Toshiba* LTM035A776C VGA, 16-bit, 565 RGB
all others —
reserved
†
Reset values depend on the display and orientation used.