Intel MAX 10 JTAG Скачать руководство пользователя страница 10

4. I/O Voltage Support in the JTAG Chain

A JTAG chain can contain several Intel FPGA and non-Intel FPGA devices.

The 

TDO

 pin of a device drives out at the voltage level according to the V

CCIO

 of the

device. The devices can interface with each other although the devices may have

different V

CCIO

 levels.

For example, a device with 3.3-V V

CCIO

 can drive to a device with 5.0-V V

CCIO

 because

3.3 V meets the minimum VIH on transistor-to-transistor logic (TTL)-level input for the

5.0-V V

CCIO

 device.

Intel MAX 10 devices can support 1.5-, 1.8-, 2.5-, or 3.3-V input levels, depending on

the V

CCIO

 voltage of I/O Bank 1B.

To interface the 

TDI

 and 

TDO

 lines of the JTAG pins of devices that have different

V

CCIO

 levels, insert a level shifter between the devices. If possible, construct the JTAG

chain where device with a higher V

CCIO

 level drives to a device with an equal or lower

V

CCIO

 level. In this setup, you only require a level shifter for shifting the 

TDO

 level to a

level JTAG tester accept.

Figure 3.

JTAG Chain of Mixed Voltages and Level Shifters

2.5-V

VCCIO

1.8-V

VCCIO

1.8-V

VCCIO

TDI

TDO

Tester

Shift TDO to Level

Accepted by Tester

if Necessary

Must be 5.0-V

Tolerant

Must be 3.3-V

Tolerant

Must be 2.5-V

Tolerant

1.5-V

VCCIO

Must be 1.8-V

Tolerant

Level

Shifter

3.3-V

VCCIO

5.0-V

VCCIO

UG-M10JTAG | 2019.05.10

Send Feedback

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,

Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or

other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in

accordance with Intel's standard warranty, but reserves the right to make changes to any products and services

at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any

information,  product,  or  service  described  herein  except  as  expressly  agreed  to  in  writing  by  Intel.  Intel

customers  are  advised  to  obtain  the  latest  version  of  device  specifications  before  relying  on  any  published

information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

ISO

9001:2015

Registered

Содержание MAX 10 JTAG

Страница 1: ...Intel MAX 10 JTAG Boundary Scan Testing User Guide Subscribe Send Feedback UG M10JTAG 2019 05 10 Latest document on the web PDF HTML...

Страница 2: ...l 7 3 1 JTAG IDCODE 7 3 2 JTAG Secure Mode 8 3 3 JTAG Private Instruction 8 3 4 JTAG Instructions 9 4 I O Voltage Support in the JTAG Chain 10 5 Enabling and Disabling JTAG BST Circuitry 11 6 Guidelin...

Страница 3: ...rol on page 7 I O Voltage Support in the JTAG Chain on page 10 Enabling and Disabling JTAG BST Circuitry on page 11 Guidelines for JTAG BST on page 12 Boundary Scan Description Language Support on pag...

Страница 4: ...ion to perform and which data register to access Bypass register 1 bit long data register provides a minimum length serial path between the TDI and TDO pins Boundary scan register shift register compo...

Страница 5: ...ary Scan Register You can use the boundary scan register to test external pin connections or to capture internal data The boundary scan register is a large serial shift register that uses the TDI pin...

Страница 6: ...PUT OE Fromor toDevice I OCell Circuitryor LogicArray 0 1 0 1 0 1 0 1 0 1 0 1 PIN_OUT INJ OEJ OUTJ VCC SDO Pin SHIFT SDI CLOCK HIGHZ MODE PIN_OE PIN_IN Output Buffer Capture Registers Update Registers...

Страница 7: ...each Intel MAX 10 device Use this code to identify the devices in a JTAG chain UG M10JTAG 2019 05 10 Send Feedback Intel Corporation All rights reserved Agilex Altera Arria Cyclone Enpirion Intel the...

Страница 8: ...10M04 0000 0011 0001 0000 1010 000 0110 1110 1 10M08 0000 0011 0001 0000 0010 000 0110 1110 1 10M16 0000 0011 0001 0000 0011 000 0110 1110 1 10M25 0000 0011 0001 0000 0100 000 0110 1110 1 10M40 0000 0...

Страница 9: ...of the TDO pin serially HIGHZ 1 00 0000 1011 Places the 1 bit bypass register between the TDI and TDO pins The 1 bit bypass register tri states all the I O pins Allow the BST data to pass synchronous...

Страница 10: ...and Level Shifters 2 5 V VCCIO 1 8 V VCCIO 1 8 V VCCIO TDI TDO Tester ShiftTDO to Level Accepted byTester if Necessary Must be 5 0 V Tolerant Must be 3 3 V Tolerant Must be 2 5 V Tolerant 1 5 V VCCIO...

Страница 11: ...rved Agilex Altera Arria Cyclone Enpirion Intel the Intel logo MAX Nios Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U S and or other countries In...

Страница 12: ...be known and correct to avoid contention with other devices in the system To perform testing before configuration hold the nCONGFIG pin low UG M10JTAG 2019 05 10 Send Feedback Intel Corporation All ri...

Страница 13: ...and logos are trademarks of Intel Corporation or its subsidiaries in the U S and or other countries Intel warrants performance of its FPGA and semiconductor products to current specifications in acco...

Страница 14: ...2019 05 10 Send Feedback Intel Corporation All rights reserved Agilex Altera Arria Cyclone Enpirion Intel the Intel logo MAX Nios Quartus and Stratix words and logos are trademarks of Intel Corporatio...

Отзывы: