![Intel ICH8 - MECHANICAL Скачать руководство пользователя страница 16](http://html1.mh-extra.com/html/intel/ich8-mechanical/ich8-mechanical_information-manual_2073471016.webp)
NVM Information Guide—ICH8/ICH9
16
1.4.16
Extended Configuration Word 3 (Word 16h)
1.4.17
LED 1 Configuration and Power Management (Word 17h)
This field specifies the default values for the LEDCTL register fields controlling the LED1
(LINK_1000) output behaviors and the OEM fields defining the PHY power management
parameters loaded to the PHY_CTRL register.
Table 13.
Extended Configuration Word 3 (Word 16h)
Bit
Name
Default
Description
15:8
Extended Dock
Length
00h
This field identifies the size (in dwords) of the Extended Dock/
Undock Configuration area.
For the
82566/82567
PHY, if the Extended Dock/Undock
Configuration area is disabled, the length must be set to 00h.
7:0
Reserved
00h
These bits are reserved and should be set to 00h.
Table 14.
LED 1 Configuration and Power Management (Word 17h)
Bit
Name
Default
Description
15
B2B Enable
1b
This bit enables Smart Power Down in back-to-back link setup.
0b = B2B disabled.
1b = B2B enabled.
14
GbE Disable
0b
For
ICH9
, when this bit is set, GbE operation is disabled in all
power states (including D0a).
13:12
Reserved
00b
These bits are reserved and should be set to 000b.
11
GbE Disable in non-
D0a
1b
For
ICH9
, this bit disables GbE operation in non-D0a states. This
bit must be set since GbE is not supported in Sx mode by the
platform.
This is a reserved bit for the
82566
.
10
LPLU Enable in non-
D0a
1b
The Low Power Link Up enables link at the lowest speed supported
by both link partners in non-D0a states. This bit must be set if
LPLU Enable bit is set.
0b = Low Power Link Up is disabled.
1b = Low Power Link Up is enabled in all non-D0a states.
9
LPLU Enable
0b
The Low Power Link Up enables link at the lowest speed supported
by both link partners in all power states. This bit enables a
decrease in link speed in all power states.
0b = Low Power Link Up is disabled.
1b = Low Power Link Up is enabled in all power states.
8
SPD Enable
1b
0b = PHY Smart Power Down mode is disabled.
1b = PHY Smart Power Down mode is enabled.
7
LED1 Blink
0b
This bit indicates the initial value of the LED1_BLINK field.
0b = LED1 is non-blinking (recommended).
1b = LED1 is blinking.
6
LED1 Invert
0b
This bit indicates the initial value of the LED1_IVRT field.
0b = LED1 has an active low output.
1b = LED1 has an active high output.