Intel DB75EN, Спецификация

Страница: 49 / 96

Technical Reference
49
Table 20. Chassis Intrusion Header
Pin Signal Name
1 Intruder#
2 Ground
Table 21. Processor, Front, and Rear Chassis
(4-Pin) Fan Headers
Pin Signal Name
1 Ground
(Note)
2 +12 V
3 FAN_TACH
4 FAN_CONTROL
Note: These fan headers use Pulse Width Modulation control for fan speed.
Table 22. LPC Debug Header
Pin Signal Name Pin Signal Name
1 CK_33M_DEBUG 2 GND
3 PLTRST# 4 LFRAME#
5 LAD0 6 LAD1
7 LAD2 8 LAD3
9 GND 10 GND
11 +3.3 V 12 +3.3 V
13 Key (no pin) 14 +3.3 V
Table 23. TPM Header
Pin Signal Name Pin Signal Name
1 PCICLK 2 GND
3 FRAME 4 Key (no pin)
5 PCIRST 6 N/C
7 LAD3 8 LAD2
9 VCC3 10 LAD1
11 LAD0 12 GND
13 N/C 14 N/C
15 3VSB 16 SERIRQ
17 GND 18 CLKRUN
19 PWRDWN 20 N/C