
16
(3) Synchronized Commands
Set OPC Bit of SESR when Finished with All Pending Operations
Syntax
Command
*
OPC
Description
Sets OPC (bit 0) of SESR (Standard Event Status Register) to 1 when all commands
prior to the
*OPC
command have finished processing.
Respond with ASCII “1” when Finished with All Pending Operations
Syntax
Query
*
OPC?
Response
1 (NR1)
Description
R
esponds with ASCII “1” when all commands prior to the
*OPC?
command have
finished processing.
Wait for Pending Commands to Finish
Syntax
Command
*
WAI
Description
The instrument waits until all prior commands finish before executing any subsequent
commands.
Description
The measurement completion is not waited for. When you wait for measurement
completion, please use any of the following
・
Confirm a reply of
:READ?
・
Confirm that EOM bit of
:ESR0?
is set to 1.
(4) Status and Event Control Commands
Clear Event Status Register
Syntax
Command
*
CLS
Description
Clears the Standard Event Status Register and Event Status Register 0.
Read and Clear Standard Event Status Register (SESR)
Syntax
Query
*
ESR?
Response
<0 to 255 (NR1)>
Description
Returns the contents of the SESR as an NR1 value from 0 to 255, and then clears the
register contents.
128
64
32
16
8
4
2
1
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
PON Unused CME
EXE
DDE
QYE Unused OPC
Example
*ESR?
32
Bit 5 of the SESR has been set to 1.