HANSONG HSBT3031-08, Руководство пользователя

Страница: 13 / 34

HSBT3031-08 module_datasheet Version2.0– Jun. 15 th
HANSONG ( NANJING) TECHNOLOGY CO.,LTD
13
100 nF decoupling capacitor may be beneficial. The VDD_PADS of a particular pin should be
powered before voltages are applied to any PIO powered by that domain, otherwise back
powering can occur through the electrostatic discharge (ESD) protection in the pad.
PIO can be programmed to have a pull-up or pull down with two strengths (weak and strong).
PIO can also be programmed with a sticky function where they are strongly pulled to their
current input state. PIO have a reset pull state, after reset the pulls can be re-configured by
software.
PIO also have a programmable drive strength capability of 2, 4, 8, or 12 mA.
All PIO are readable by all subsystems, but for write access are assigned by software to
particular subsystem control. PIO inputs are via Schmitt triggers.
7.3 Transaction bridge
The transaction bridge is an external bridge into the internal transaction bus between
HSBT3031-08 subsystems. It is the primary debug interface and can also be used for
production programming.
A USB to transaction bridge interface (TRBI200) is available. For details, contact a QTIL sales
representative.
The transaction bridge is multiplexed on PIO[8:2], see Table 7.3-1.
NOTE A direct USB2.0 connection from a host computer to the HSBT3031-08 can be used
for most debugging and programming activities. For more details, see ADK
documentation.
TRBI200 can use USB3.0 for maximum data rate.
NOTE USB3.0 signals can generate noise in the Bluetooth ISM band. For applications
where sensitive RF measurements take place, QTIL recommends connecting
TRBI200 using USB2.0.
The transaction bridge is a multilane interface, and only requires three wires for its
minimum configuration (suitable for production programming).
NOTE The TRBI200 USB transaction bridge interface requires power for input/output
buffers to be supplied externally. This voltage must match the power supply domain
used for the TRB pads (VDD_PADS_1).
NOTE Minimum configuration is sufficient for production programming and code download,
but not for extensive debug and code tracing. The configuration in use is
automatically detected.
Table 7.3-1 Transaction bridge PIO multiplex