GV-395 Virtex-II DSP Hardware Accelerator Manual
GV & Associates, Inc.
07/10/04
29
12.2
External Spartan Interface FPGA Connectors
This is a 48 bit bus can be used to transfer data and control between the External Interface Spartan II FGPA and
three external connectors. This bus can be configured for LVTTL and provides a +5V tolerant I/O capability for the
GVA-395. The pin numbering does alternate rows.
Signal
EI FPGA
(U20)
Pin No.
J1 No.
Signal
EI FPGA
(U20)
Pin No.
J1 No.
DGND
1 DGND 18
DGND
2
EBUS12
86 19
EBUS0 65
3 EBUS13 87 20
EBUS1 66
4 DGND
21
EBUS2 74
5 DGND
22
EBUS3 75
6 EBUS14 93 23
EBUS4 76
7 EBUS15 94 24
EBUS5 77
8 EBUS16 95 25
EBUS6 78
9 EBUS17 96 26
EBUS7
79 10
EBUS18
99 27
EBUS8 80 11 EBUS19 100 28
EBUS9 83 12 EBUS20 101 29
DGND 13
EBUS21
102 30
DGND 14
EBUS22
103 31
EBUS10 84
15 EBUS23 112 32
EBUS11 85
16 DGND
33
DGND 17 DGND 34
12.2.1
External Interface FPGA Bus Interconnection Table for J1
Signal
EI FPGA
(U14)
Pin No.
J2 No.
Signal
EI FPGA
(U20)
Pin No.
J2 No.
DGND
1 DGND 18
DGND
2
EBUS36
129 19
EBUS24 113
3 EBUS37 130
20
EBUS25 114
4 DGND
21
EBUS26 115
5 DGND
22
EBUS27 116
6 EBUS38 131
23
EBUS28 117
7 EBUS39 132
24
EBUS29 118
8 EBUS40 133
25
EBUS30 120
9 EBUS41 134
26
EBUS31 121
10 EBUS42 136
27
EBUS32 122
11 EBUS43 137
28
EBUS33 123
12 EBUS44 138
29
DGND 13
EBUS45
139 30
DGND 14
EBUS46
140 31
EBUS34 124
15 EBUS47 141
32
EBUS35 126
16 DGND
33
DGND 17 DGND 34
12.2.2
External Interface FPGA Bus Interconnection Table for J2
12.3
EI FPGA LED
There is one Green LED, which is recommended to be used as a FPGA Configuration OK indication. This would
give the user a visual indication that all of the Xilinx FPGAs have been configured. The Configuration Done LED
may be lite by connecting ground to pin 38 of U20.