3 Development Board Circuit
3.3 Power Supply
DBUG361-1.2E
16(30)
3.3.2
Power System Distribution
Figure3-4 Power System Distribution
USB Interface
DC5V Input
TPS7A7001
LDO
1.2V
TPS7A7001
LDO
3.3V
TPS7A7001
LDO
2.5V
USB to JTAG
(
FT2232
)
Key&LED&Reset&
switch
FPGA VCCO2
(LVDS)
FPGA
VCCX&VCCO0
&VCCO1
FPGA VCC
FPGA VCCO2
(MIPI)
TPS7A7001
LDO
1.8V
FPGA VCCO3
(PSRAM)
3.3.3
Pins Distribution
Table 3-4 FPGA Power Pins Distribution
Signal Name
Pin No.
BANK
Description
I/O Level
VCCO0
109, 127
0
I/O Bank
Voltage
2.5V
VCCO1
91, 103
1
I/O Bank
Voltage
2.5V
Содержание DK-START-GW1NR9
Страница 1: ...DK START GW1NR9 V1 1 User Guide DBUG361 1 2E 2019 12 19 ...
Страница 38: ......