Device Description HG G-71910-C | English, Revision 03 | Date: 17.09.2019
48
Chapter 9 – Appendix
9.1.3 Induced Voltages in Sum and Difference Antenna
Figure 23
Induced voltages in sum- and difference antenna
9.2 Procedure 3964R
For the computer interconnection between antenna <–> PLC a 3964R-Protocol may
be used. As the antenna outputs data cyclically, this results in some simplifications
for the implementation of the 3964R. The following diagrams describe the proce
-
dure.
The following settings need to be observed:
Transponder system has lower priority
Data transfer is set to 1 start bit, 8 data bit, even parity, 1 stop bit, baud rate
9600 baud (default) or 19200 baud.
0.1 Data direction antenna -> PLC
In this direction the antenna data is transmitted cyclically. A set of data always starts
with an “=“-character (hex 0x3d). The cycle time is parameterizeable and should be
an integer part, or a multiple thereof, of the transponder code´s transmission time.
For this system, the duration for the transponder code transmission is 8 ms. The min
-
imum cycle duration depends upon the telegram length, therefore on the baud rate
and the selected telegram content.
In the following status diagram
T_ZVZ stands for the programmable character delay and
T_QVZ for the programmable acknowledgement delay.
U
Difference
U
Sum
Transponder direction of movement