GS2011M Low Power WiFi Module Data Sheet
GS2011M Architecture
Wireless LAN and System Control Subsystem
GS2011M-DS-001211, Release 0.9
Confidential Preliminary
29
GPIO
The GPIO block provides programmable inputs and outputs that can be controlled from the
CPU SW through an APB interface. Any number of inputs can be configured as an interrupt
source. The interrupts can be generated based on the level or the transition of a pin. At reset,
all GPIO lines defaults to inputs. Each pin can be configured as input or output from SW
control.
ADC
The ADC is a 12-bit, low-power, A-to-D converter capable of running at up to 2 Mbps.
The ADC is accessible from the APP CPU only. The ADC contains an internal band-gap
reference which provides a stable 1.4 V reference voltage. Alternatively, the ADC can be
programmed to use the VIN_3V3 external supply reference as the full-scale reference.
The ADC uses an input clock range of 10KHz to 2MHz. The input clock is generated by
an internal NCO (Number Controlled Oscillator). A conversion requires 1 clock cycles.
The ADC supports three measurement modes, continuous, single or periodic.
The sample data will be stored in a CPU readable FIFO. The file is an 8-deep FIFO. The
FIFO has SW configurable level interrupt. New samples are dropped if FIFO is full and
new data is received prior to FW servicing the FIFO, then the sample is dropped.
PWM
The PWM consists of three identical PWM function blocks. The PWM function blocks can
be used in two modes of operations:
•
Independent PWM function blocks providing output signal with programmable
frequency and duty cycle
•
Synchronized PWM function blocks with programmable phase delay between
each PWM output
The PWM has the following features:
•
32 bit AMBA APB interface to access control, and status information
•
Three identical PWM function blocks
•
Each PWM block can be enabled independently
•
All three PWM blocks can be started synchronously or chained with
programmable delay
•
Programmable 6 bit prescaler for the input clock (see
•
Programmable frequency and duty cycle using 16 bit resolution in terms of clock
cycles for ON and OFF interval time
•
Combined interrupt line with independent masking of interrupts
