Fujitsu D2529, Техническое руководство

Страница: 13 / 43

D2529 (TX300 S4)
Technical Manual 13
3 Features
3.1 Overview
Processors
– 1 or 2 dual or quad core Intel
®
Xeon™ processors
– 2 processor sockets LGA771 for dual core Intel
®
Xeon™ processors
– 1x6, 2x6, 2x4 or 4 MB Second-Level-Cache (on-die unified, 64 byte cache-
line size)
– 32 KB L1 Cache (on-die, data per core)
– 32 KB L1 Cache (on-die, instruction per core)
– 2 x 266 MHz or 333 MHz data bus (equals FSB 1066 or 1333: quadruple
data rate (or quad pumping) delivers 4 bits of data per clock cycle)
– 2 VRM 11.0 onboard (EVRD)
Main memory
– 2 sots for memory riser cards with 8 PCI slots each
– FBD PC2-4200F or FDB PC2-5300F Fully Buffered DIMM memory modules
with 512 MB, 1 Gbyte, 2 Gbyte and 4 Gbyte
– Maximum 64 Gbyte
– Minimum 1 Gbyte
– Maximum 4x8 Gbyte/s bandwidth
– Supports 4 FBD memory channels
– ECC multiple bit error detection and single bit error correction
– Memory scrubbing function
– Single Device Data Correction (SDDC) function (Chipkill™)
– Mirroring
– Sparing
Chips on the system board
– Intel
®
Blackford chip set (Intel 5000P chipset)
– Single-channel Gigabit LAN controller (Broadcom 5708C)
– Super I/O controller (SMSC 47M107)
– Flash EPROM for:
–
local BIOS; flashable via bootable USB device, LAN or optional floppy
disk
– SMSC8700 Fast Ethernet RMII Phy
– iRMC S2 with integrated VGA graphic controller