manualshive.com logo in svg

Freescale Semiconductor MC13192, Технические данные инструкция, Страница: 21 / 22

Поделиться
Скачать
Freescale Semiconductor MC13192 Скачать руководство пользователя страница 21

Packaging Information

MC13192/MC13193 Technical Data, Rev. 2.7

Freescale Semiconductor

21

9   Packaging Information

Figure 11. Outline Dimensions for QFN-32, 5x5 mm

(Case 1311-03, Issue E)

N

EXPOSED DIE
ATTACH PAD

2.95

25

8

1

32

3.25

32X

0.18

0.30

24

17

16

9

0.5

M

0.1

C

M

0.05

C

A

B

32X

0.5
0.3

C

0.1

A

B

C

0.1

A

B

VIEW M-M

0.25

28X

DETAIL M
PIN 1 INDEX

2.95

3.25

PIN 1

INDEX AREA

5

B

C

0.1

2X

2X

C

0.1

A

5

G

M

M

1.0

1.00

0.05

C

0.1

C

0.05

C

SEATING PLANE

5

DETAIL G

VIEW ROTATED 90° CLOCKWISE

(0.5)

(0.25)

0.8

0.75

0.00

(1.73)

(0.25)

0.065

32X

0.015

(45  )5

4

PREFERRED CORNER CONFIGURATION

DETAIL N

0.60
0.24

0.60
0.24

4

DETAIL N

CORNER CONFIGURATION OPTION

DETAIL T

DETAIL M

BACKSIDE PIN 1 INDEX OPTION

DETAIL T

BACKSIDE PIN 1 INDEX OPTION

(90 )

5

2X

2X 0.39

0.31

0.1
0.0

DETAIL M

BACKSIDE PIN 1 INDEX OPTION

1.6

0.475
0.425

1.5

BACKSIDE
PIN 1 INDEX

0.25
0.15

R

DETAIL S

DETAIL M

PREFERRED BACKSIDE PIN 1 INDEX

0.217
0.137

(0.25)

0.217
0.137

(0.1)

DETAIL S

PREFERRED BACKSIDE PIN 1 INDEX

NOTES:
   1.   ALL DIMENSIONS ARE IN MILLIMETERS.
   2.   DIMENSIONING AND TOLERANCING PER ASME

Y14.5M, 1994.

   3.   THE COMPLETE JEDEC DESIGNATOR FOR THIS

PACKAGE IS: HF-PQFP-N.

   4.   CORNER CHAMFER MAY NOT BE PRESENT.

DIMENSIONS OF OPTIONAL FEATURES ARE FOR
REFERENCE ONLY.

   5.   COPLANARITY APPLIES TO LEADS, CORNER

LEADS, AND DIE ATTACH PAD.

   6.   FOR ANVIL SINGULATED QFN PACKAGES,

MAXIMUM DRAFT ANGLE IS 12°.

Содержание MC13192

Страница 1: ...udes the 802 15 4 PHY MAC for use with the HCS08 Family of MCUs The MC13193 also includes the 802 15 4 PHY MAC plus the ZigBee Protocol Stack for use with the HCS08 Family of MCUs With the exception o...

Страница 2: ...gulation and full spread spectrum encoding and decoding The device supports 250 kbps Offset Quadrature Phase Shift Keying O QPSK data in 2 0 MHz channels with 5 0 MHz channel spacing per the IEEE 802...

Страница 3: ...rk and application software as required reside on the host processor The host can vary from a simple 8 bit device up to a sophisticated 32 bit processor depending on application requirements 4 Data Tr...

Страница 4: ...the transmitted data which generates a Cyclical Redundancy Check CRC result Link Quality is measured over a 64 s period after the packet preamble and stored in RAM If the MC13192 MC13193 is in packet...

Страница 5: ...2 7 Freescale Semiconductor 5 Figure 2 Reported Power Level Versus Input Power for Energy Detect or Link Quality Indicator 85 75 65 55 45 35 25 85 75 65 55 45 35 25 15 Input Power Level dBm Reported P...

Страница 6: ...a This continues until the whole packet is transmitted Figure 3 MC13192 Simplified Block Diagram Phase Shift M odulator R ST GPIO1 GPIO2 GPIO3 GPIO4 XT AL2 XT AL1 R F IN R F IN PAO PAO M OSI M ISO SPI...

Страница 7: ...Analog Receiver MC13192 MC13193 Frequency Generation Analog Transmitter Voltage Regulators Power Up Management Control Logic Buffer RAM Digital Transceiver SPI and GPIO Microcontroller SPI ROM Flash R...

Страница 8: ...Electrical Characteristics or Recommended Operating Conditions tables Note Meets Human Body Model HBM 2 kV and Machine Model MM 200 V except RFIN 100 V MM PAO 50 V MM 1 kV HBM and VBATT 100 V MM RF ou...

Страница 9: ...VIL 0 30 VDDINT V Input High Voltage all digital inputs VIH 70 VDDINT VDDINT V Output High Voltage IOH 1 mA All digital outputs VOH 80 VDDINT VDDINT V Output Low Voltage IOL 1 mA All digital outputs...

Страница 10: ...aracteristic Symbol Min Typ Max Unit Power Spectral Density 40 to 85 C Absolute limit 47 30 dBm Power Spectral Density 40 to 85 C Relative limit 20 40 Nominal Output Power 2405 2480 MHz with Register...

Страница 11: ...er number of bursts 2 SPI Clock SPICLK The host drives the SPICLK input to the MC13192 MC13193 Data is clocked into the master or slave on the leading rising edge of the return to zero SPICLK and data...

Страница 12: ...gisters to internal registers and memory 6 2 1 SPI Burst Operation The SPI port of an MCU transfers data in bursts of 8 bits with most significant bit MSB first The master MCU can send a byte to the s...

Страница 13: ...ough the SPI bus is capable of sending data simultaneously between master and slave the MC13192 MC13193 never uses this mode The number of data bytes payload will be a minimum of 2 bytes and can exten...

Страница 14: ...ut Output General Purpose Input Output 1 When gpio_alt_en Register 9 Bit 7 1 GPIO1 functions as an Out of Idle indicator 12 RST Digital Input Active Low Reset While held low the IC is in Off Mode and...

Страница 15: ...stal Reference oscillator input Connect to 16 MHz crystal and load capacitor 27 XTAL2 Input Output Crystal Reference oscillator output Note Do not load this pin by using it as a 16 MHz source Measure...

Страница 16: ...onnections Top View 1 2 3 GPIO3 GPIO2 GPIO1 RST RXTXEN ATTN CLKO SPICLK 4 5 6 7 8 NC RFIN NC PAO PAO NC GPIO4 RFIN VDDINT GPIO5 VDDD IRQ CE MISO MOSI GPIO6 12 13 14 15 16 11 10 9 24 23 22 21 20 19 18...

Страница 17: ...contain a reference divider so 16 MHz is the only frequency that can be used A crystal requiring higher load capacitance is prohibited because a higher load on the amplifier circuit may compromise its...

Страница 18: ...The 16 MHz crystal should be mounted close to the MC13192 MC13193 because the crystal trim default assumes that the listed KDS Daishinku crystal see Table 10 and the 6 8 pF load capacitors shown are u...

Страница 19: ...hm1 C10 10pF L3 8 2nH MISO C5 6 8pF SS IC1 MC13192 14 19 15 11 10 9 8 25 23 24 20 18 17 6 5 1 2 12 13 7 16 4 3 26 27 31 32 21 22 29 28 30 EP ATTNB CEB CLKO GPIO1 GPIO2 GPIO3 GPIO4 GPIO7 GPIO5 GPIO6 IR...

Страница 20: ...IC2 PG2012TK E2 NEC 9 1 J1 SMA Receptacle Female 10 1 L1 6 8 nH 11 2 L2 L3 8 2 nH 12 1 R1 470 k 13 2 R2 R3 0 14 1 X1 16 000 MHz Type DSX321G ZD00882 KDS Daishinku Corp 15 2 Z1 Z2 LDB212G4020C 001 Mur...

Страница 21: ...ION DETAIL N 0 60 0 24 0 60 0 24 4 DETAIL N CORNER CONFIGURATION OPTION DETAIL T DETAIL M BACKSIDE PIN 1 INDEX OPTION DETAIL T BACKSIDE PIN 1 INDEX OPTION 90 5 2X 2X 0 39 0 31 0 1 0 0 DETAIL M BACKSID...

Страница 22: ...or specifications can and do vary in different applications and actual performance may vary over time All operating parameters including Typicals must be validated for each customer application by cu...

Отзывы:

Нет отзывов