![Freescale Semiconductor ColdFire MCF5211 Скачать руководство пользователя страница 278](http://html1.mh-extra.com/html/freescale-semiconductor/coldfire-mcf5211/coldfire-mcf5211_reference-manual_2330619278.webp)
Programmable Interrupt Timers (PIT0–PIT1)
MCF5213 ColdFire® Integrated Microcontroller Reference Manual, Rev. 3
17-4
Freescale Semiconductor
17.2.2
PIT Modulus Register (PMR
n
)
The 16-bit read/write PMR
n
contains the timer modulus value loaded into the PIT counter when the count
reaches 0x0000 and the PCSR
n
[RLD] bit is set.
When the PCSR
n
[OVW] bit is set, PMR
n
is transparent, and the value written to PMR
n
is immediately
loaded into the PIT counter. The prescaler counter is reset (0xFFFF) anytime a new value is loaded into
the PIT counter and also during reset. Reading the PMR
n
returns the value written in the modulus latch.
Reset initializes PMR
n
to 0xFFFF.
5
DBG
Debug mode bit. Controls the function of PIT in halted/debug mode. Reset clears DBG. During debug mode, register
read and write accesses function normally. When debug mode is exited, timer operation continues from the state it
was in before entering debug mode, but any updates made in debug mode remain.
0 PIT function not affected in debug mode
1 PIT function stopped in debug mode
Note: Changing the DBG bit from 1 to 0 during debug mode starts the PIT timer. Likewise, changing the DBG bit from
0 to 1 during debug mode stops the PIT timer.
4
OVW
Overwrite. Enables writing to PMR
n
to immediately overwrite the value in the PIT counter.
0 Value in PMR
n
replaces value in PIT counter when count reaches 0x0000.
1 Writing PMR
n
immediately replaces value in PIT counter.
3
PIE
PIT interrupt enable. This read/write bit enables PIF flag to generate interrupt requests.
0 PIF interrupt requests disabled
1 PIF interrupt requests enabled
2
PIF
PIT interrupt flag. This read/write bit is set when PIT counter reaches 0x0000. Clear PIF by writing a 1 to it or by
writing to PMR. Writing 0 has no effect. Reset clears PIF.
0 PIT count has not reached 0x0000.
1 PIT count has reached 0x0000.
1
RLD
Reload bit. The read/write reload bit enables loading the value of PMR
n
into PIT counter when the count reaches
0x0000.
0 Counter rolls over to 0xFFFF on count of 0x0000
1 Counter reloaded from PMR
n
on count of 0x0000
0
EN
PIT enable bit. Enables PIT operation. When PIT is disabled, counter and prescaler are held in a stopped state. This
bit is read anytime, write anytime.
0 PIT disabled
1 PIT enabled
IPSBAR
Offset:
0x15_0002 (PMR0)
0x16_0002 (PMR
1
)
Access: Supervisor
read/write
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
PM
W
Reset
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Figure 17-3. PIT Modulus Register (PMR
n)
Table 17-3. PCSR
n
Field Descriptions (continued)
Field
Description
Содержание ColdFire MCF5211
Страница 48: ...Overview MCF5213 ColdFire Integrated Microcontroller Reference Manual Rev 3 1 14 Freescale Semiconductor...
Страница 158: ...Reset Controller Module MCF5213 ColdFire Integrated Microcontroller Reference Manual Rev 3 9 10 Freescale Semiconductor...
Страница 218: ...Edge Port Module EPORT MCF5213 ColdFire Integrated Microcontroller Reference Manual Rev 3 13 8 Freescale Semiconductor...
Страница 234: ...DMA Controller Module MCF5213 ColdFire Integrated Microcontroller Reference Manual Rev 3 14 16 Freescale Semiconductor...
Страница 378: ...I2 C Interface MCF5213 ColdFire Integrated Microcontroller Reference Manual Rev 3 22 16 Freescale Semiconductor...
Страница 468: ...FlexCAN MCF5213 ColdFire Integrated Microcontroller Reference Manual Rev 3 25 30 Freescale Semiconductor...