Eurotech CPU-1450 Скачать руководство пользователя страница 13 | Manualshive

Страница: 13 / 43

Eurotech CPU-1450 Скачать руководство пользователя страница 13

13

CPU-1450 SPM block diagram architecture

Event Input Signals and Their Usage

Transitions rules for ICH2:

Present State

Transition Trigger

Next State

G0/S0/C0

Processor halt instruction
Level 2 Read
Level 3 Read
SLP_EN bit set
Power Button Override
Mechanical Off / Power Failure

G0/S0/C1
G0/S0/C2
G0/S0/C3
G1/Sx or G2/S5state
G2/S5
G3

G0/S0/C1

Any Enabled Break Event
STPCLK# goes active
Power Button Override
Power Failure

G0/S0/C0
G0/S0/C2
G2/S5
G3

G0/S0/C2

Any Enabled Break Event
STPCLK# goes inactive and previously in C1
Power Button Override
Power Failure

G0/S0/C0
G0/S0/C1
G2/S5
G3

G0/S0/C3

(ICH2-M only)

Any Enabled Break Event
STPCLK# goes inactive and previously in C1
Power Button Override
Power Failure

G0/S0/C0
G0/S0/C1
G2/S5
G3

G1/S1,

G1/S3, or

G1/S4

Any Enabled Wake Event
Power Button Override
Power Failure

G0/S0/C0 (For ICH2-M, see note 2)
G2/S5
G3

G2/S5

Any Enabled Wake Event
Power Failure

G0/S0/C0 (For ICH2-M, see note 2)
G3

G3

Power Returns

Optional to go to S0/C0 (reboot) or G2/S5 (stay off until power
button pressed or other wake event). (For ICH2 and ICH2-M,
see Note 1) (For ICH2-M, see note 2)

Table 4.

Transitions Rules for ICH2

An0065. CPU-1450 Soft Power Management

«
...
11
12
13
14
15
...
»

Содержание CPU-1450

Страница 1: ...Rev 1 0 Feb 2006 An0065 CPU 1450 Soft Power Management...

Страница 2: ...out notice Warranty This product is supplied with a limited warranty The product warranty covers failure of any Eurotech manufactured product caused by manufacturing defects Eurotech will make all rea...

Страница 3: ...throughout this guide Warnings and Important Notices Warning Information to alert you to potential damage to a program system or device or potential personal injury Information note Indicates importan...

Страница 4: ...This page is intentionally left blank...

Страница 5: ...Power mode 22 ATX Power Button 22 External Power Button 22 Software 22 Wake up events 23 Serial port Ring Indicator 23 Ethernet 23 External Power Button PWRBTN 24 Wake on RTC 24 Chapter 5 Soft Power M...

Страница 6: ...This page is intentionally left blank...

Страница 7: ...ppens When the CPU 1450 module is powered off with SPM just a little part of the board remains supplied This part monitors the system inputs looking for wake up events The low power mode can be activa...

Страница 8: ...This page is intentionally left blank...

Страница 9: ...chitecture that focuses on the chipset that manages the power saving functions In the diagram the dotted lines show the previous block differences Consider that the Celeron Processor Module is fully A...

Страница 10: ...revious diagram show the different power lines used to supply peripherals during different power states The chipset can easily understand the wake up source A good point of start to better understand...

Страница 11: ...ut power is shut off to non critical circuits Memory is retained and refreshes continue All clocks stop except RTC clock G1 S4 Suspend To Disk STD 1 The context of the system is maintained on the disk...

Страница 12: ...entered or exited depending on some specific signals listed in Table 3 Name Type Description SLP_S3 Internal Power plane control This signal is used to shut off power to all non critical systems when...

Страница 13: ...LK goes inactive and previously in C1 Power Button Override Power Failure G0 S0 C0 G0 S0 C1 G2 S5 G3 G0 S0 C3 ICH2 M only Any Enabled Break Event STPCLK goes inactive and previously in C1 Power Button...

Страница 14: ...This page is intentionally left blank...

Страница 15: ...ices and to supply the CPU 1450 in a Power Management compliant mode Considering that we support the following external wake up capabilities Wake On LAN Serial Ring Indicator Power Button We will docu...

Страница 16: ...ector Layout Table 5 J12 Connector pin out Pin Signal 1 3 3VSB 2 ACTIVITY LED 3 RX 4 RX 5 LINK LED 6 GND 7 TX 8 TX The Eurotech Ethernet Transceiver An0065 CPU 1450 Soft Power Management To establish...

Страница 17: ...a transistor that drives the RI pin of the ICH2 Furthermore the high level must be applied using a current limiting resistor The limiting resistor should be 1 kOhm for each volt applied limiting the...

Страница 18: ...Always from the ATX Power supply 2 PSON Power On command to ATX Power supply 3 PWRBTN or Power button If the soft power management is enabled a low signal in this pin turns the system on or off Notes...

Страница 19: ...VDC and 12VDC voltages are neither used nor generated by the CPU 1450 module they are only conveyed on the PC 104Plus bus connector J1 and can be used by other devices or modules that are stacked onto...

Страница 20: ...limited and shown in the following image J23 DTK 1450 J9 CPU 1450 Figure 6 DTK Power Saving Connections In this application note we assume that you are using a development system where a CPU 1450 is i...

Страница 21: ...lated logic are battery backed up to retain the configuration of wake up events upon a loss of power i e VDD 0V and 5VSB 0V The battery can be connected through pin 7 and pin 1 of the Multifunction VG...

Страница 22: ...e power off position External Power Button The external Power Button PWR_BTN pin 10 of the J11 connector has to be connected between pin 10 and 7 of the J11 connector to allow the user to power down o...

Страница 23: ...nd monitors the network looking for a Wake up Frame a Magic Packet or a Link change and notifies the event via the internal PME signal Magic Packet from the network A remote Computer can utilize the M...

Страница 24: ...eeping state can be made at a predetermined time with an RTC alarm In this case please be careful that the RTC is upgraded Eurotech BIOS provides a user friendly interface to update the time and date...

Страница 25: ...riting 0 has no effect Status bits only generate interrupts while their associated bit in the enable register is set Function bit positions in the status register have the same bit position in the ena...

Страница 26: ...address 6000h Power Management 1 Status Register Used to read and clear wake status PM1_EN I O address 6002h Power Management 1 Enable Register Used to enable wake events as RTC PM1_CNT I O address 6...

Страница 27: ...ing a 1 to it 1 Set by hardware anytime a Power Button Override Event occurs which occurs when the power button is pressed for at least 4 consecutive seconds The power button override causes an uncond...

Страница 28: ...MI or wake event is generated then RTC_STS goes active 8 Power Button Enable PWRBTN_EN R W This bit is used to enable the setting of the PWRBTN_STS bit to generate a power management event SMI SCI PWR...

Страница 29: ...WO 1 ACPI software writes a 1 to this bit to raise an event to the BIOS BIOS software has corresponding enable and status bits to control its ability to receive ACPI events 0 This bit always reads as...

Страница 30: ...or a CF9h write Assertion of RTCRST resets this bit 0 Disable 1 Enables the setting of the RI_STS to generate a wake event 7 Reserved 6 TCO SCI Enable TCOSCI_EN R W 0 Disable 1 Enables the setting of...

Страница 31: ...O byte locations The base address of this register pair is determined during reset according to the state of the hardware strapping option on the BADDR pin The following table shows the selected base...

Страница 32: ...meout This is a R W bit Bits 5 4 Value Seconds 0 0 0 4 to 0 9 typical 0 6 0 1 0 9 to 1 4 typical 1 1 1 0 1 4 to 1 9 typical 1 6 1 1 1 9 to 2 5 typical 2 1 default at VPP power up reset Note that for a...

Страница 33: ...iled with Watcom C see bibliography We are going to analyse some examples that may be useful understanding the following Wake up events Wake On RTC Serial Port Ring Indicator pin Wake On LAN Ethernet...

Страница 34: ...ue n getch outp 0x2E 0x2D Super IO PC87364 Initialization outp 0x2F 0x19 set ACPI mode in SIO Configure the RTC Register accessing using the Index and Target registers refer to the following table for...

Страница 35: ...ster A 03h Minutes Alarm 0Bh Register B 04h Hours 0Ch Register C 05h Hours Alarm 0Dh Register D 06h Day of Week 0Eh 7Fh 114 Bytes of User RAM 07h Day of Month Table 16 RTC Standard RAM Bank An0065 CPU...

Страница 36: ...07 02 2006 void main printf Eurotech S p a CPU 1450 Wake On Serial Ring n printf Put to sleep a Cpu1450 with pme and ring enabled n printf npress any key to continue n getch outp 0x2E 0x2D Super IO P...

Страница 37: ...an example of the command line for Bustrek C Bustrek pwb 1 8 0 E1 41 4 Execute the same code of the Wake on Ring Indicator Pulse example and put to sleep the CPU The CPU is now in a low power consump...

Страница 38: ...der Linux you can use the EtherWake program with the following syntax Where ethxx is the host Ethernet adapter where the CPU is connected the XX XX XX XX XX XX field is the MAC address of the CPU the...

Страница 39: ...disk sleep mode Cable disconnected 0 75 W Soft off or suspend to disk sleep mode Link at 10 MBIT 0 68 W Soft off or suspend to disk sleep mode Link at 100 MBIT 0 90 W Table 17 CPU 1450 Power Consumpt...

Страница 40: ...This page is intentionally left blank...

Страница 41: ...Chapter 8 Appendix...

Страница 42: ...This page is intentionally left blank...

Страница 43: ...section of the CPU 1450 Related Documents For more information please refer to the CPU 1450 user manual http www eurotech it Super I O PC87364 www national com ICH2 82801 www intel com Open Watcom C h...

Отзывы:

Нет отзывов