EKF PC7-FESTIVAL, Руководство пользователя

Страница: 33 / 108

User Guide • PC7-FESTIVAL • CompactPCI® PlusIO CPU Board
Main Memory
The PC7-FESTIVAL features two channels of DDR4 SDRAMs with support of ECC (Error Correction
Code). One channel is realized with 18 memory devices soldered to the board (Memory Down)
and delivers a capacity of up to 16GB with a clock frequency of 2400MHz (PC4-2400).
The 2nd channel provides a socket for installing a 260-pin ECC SODIMM module thus allowing a
simple expansion of system memory (max. module height = 1.25 inch). Supported are unbuffered
DDR4 ECC SODIMMs (72-bit) with V
DD
=1.2V featuring on-die termination (ODT), according the
PC4-2400 specification. Minimum module size is 4GB; maximum module size is 16GB.
Note: DDR4 will not work without the ECC feature on PC7-FESTIVAL.
It is recommended to add a SODIMM module with same size as the Memory Down to get best
performance. Since some of the system memory is dedicated to the graphics controller a typically
development of 2x8GB of memory is recommended to run operating systems like Windows® 10
or Linux.
The memory controller supports symmetric and asymmetric memory organization. The maximum
memory performance can be obtained by using the symmetric mode. When in this mode, the
memory controller accesses the memory channels in an interleaved way. Since the processors
support Intels Flex Memory Technology, interleaved operation isn't limited to systems using
memory channels of equal capacity. In the case of unequal memory population the smaller
memory channel dictates the address space of the interleaved accessible memory region. The
remainder of the memory is then accessed in non-interleaved mode.
In asymmetric mode the memory always will be accessed in a non-interleaved manner with the
drawback of less bandwidth. The only meaningful application of asymmetric mode is the special
case when only one memory channel is populated (i.e. the SODIMM socket may be left empty).
The contents of the SPD EEPROM on the SODIMM is used by the UEFI/BIOS at POST (Power-on Self
Test) to get any necessary timing parameters to program the memory controller within the
chipset.
© EKF - 33 - ekf.com