![Dini Group DN9002K10PCI Скачать руководство пользователя страница 159](http://html1.mh-extra.com/html/dini-group/dn9002k10pci/dn9002k10pci_user-manual_2505740159.webp)
T H E R E F E R E N C E D E S I G N
9
LVDS Reference Design
The "LVDS Intercon" design is to show the user how to implement source-synchronous
communication between FPGAs. Using this method, the advertised 800Mbs system speed can
be achieved. If you do not wish to use source-synchronous interconnect, ignore this reference
design.
All FPGA-to-FPGA interconnect in this design is constantly being driven by one FPGA
sending (uni-directionally) a test pattern. The receiving FPGA checks the test pattern for
correctness against a known pattern.
The design is intended to characterize the bandwidth of the interconnect between FPGAs.
Access to test status is provided over the MainBus interface.
Note that there are two designs, “ADC” and “CBA”. In the design, the directions of LVDS
connections between FPGAs are uni-directional. In the “CBA”, all of the signals are in a
direction opposite to the “ABC” design signals.
9.1
Provided Files
The source is located at:
D:\FPGA_Reference_Designs\DN9002K10PCI\MainRef
Note that this is the same source as the “Main Reference Design”. To compile the design for
LVDS, #define statements in the Verilog code must be added or removed. The make.bat utility
described in the “compiling the reference design” section automatically adds and removes these
directives. The pre-compiled bitfiles for this design are located at
D:\FPGA_Reference_Designs\Programming_Files\DN9002K10PCI\LVDSIntercon\
9.2
Using the Design
The design’s MainBus interface is undocumented
The IOs in the LVDS reference design are clocked using the G0 clock. A clock setting of
300Mhz on G0 results in data transmission from FPGA to FPGA of 600Mbs per signal pair.
9.3
Running the Test
In the USB Controller program, select Settings->OneShot Test. From the dialog box, check the
Interconnect Test box. The program will automatically load the bit files, set the clocks and run
the test.
10
PCI Interface Reference Design
The PCI reference design is an example of how to use the provided QL5064_module_interface
module provided.
DN9002K10PCI User Guide
www.dinigroup.com
149
Содержание DN9002K10PCI
Страница 1: ...LOGIC Emulation Source UserGuide DN9002K10PCI ...
Страница 3: ......
Страница 34: ......
Страница 46: ...C O N T R O L L E R S O F T W A R E DN9002K10PCI User Guide www dinigroup com 36 ...
Страница 150: ......