Dalsa X64 Xcelera-CL PX4, Руководство пользователя

Страница: 81 / 127

X64 Xcelera-CL PX4 User's Manual Technical Specifications
•
79
Technical Specifications
X64 Xcelera-CL PX4 Board Specifications
X64 Xcelera-CL PX4 Dimensions
Approximately 6.5 in. (16.6 cm) wide by 4 in. (10 cm) high.
Digital Video Input & Controls
Input Type Camera Link Specifications Rev 1.10 compliant;
1Full or 1 Medium or 1 Base
Common Pixel Formats CameraLink tap configuration for 8, 10, 12, 14 and 16-bit mono, 24-bit
RGB and Bayer.
Tap Format Details 1 Tap – 8/10/12/14/16-bit mono
2 Taps – 8/10/12/14/16-bit mono
4 Taps – 8/10/12-bit mono
4 Taps – 14/16-bit mono (not defined by CameraLink Standard 1.10)
8 taps – 8-bit mono
10 taps – 8-bit mono
3 taps – 8/10/12-bit RGB
Scanning Area scan and Linescan: Progressive, Multi-Tap, Multi-Channel, Tap
reversal, Segmented Tap Configuration, Alternate Tap Configuration
Scanning Directions Left to Right, Right to Left, Up-Down, Down-Up
From Top, From Middle, From Bottom
Resolution
note: these are X64 Xcelera-CL
PX4 maximums, not Camera Link
specifications
Horizontal Minimum:
8 Pixels per tap (8-bits/pixel)
Horizontal Maximum:
8-bits/pixel x 256K Pixels/line
16-bits/pixel x 128K Pixels/line
32-bits/pixel x 64K Pixels/line
64-bits/pixel x 32K Pixels/line
Vertical Minimum:
1 line
Vertical Maximum:
up to 16,000,000 lines—for area scan sensors
infinite line count—for linescan sensors
Pixel Clock Range 20 MHz to 85 MHz as follows:
8-bit:
8 taps @ 85 MHz, any tap configuration
12/14/16-bit: 4 taps @ 85 MHz, any tap configuration
Synchronization Minimums Horizontal Sync minimum: 4 pixels
Vertical Sync minimum: 1 line