![Cypress FR81S CY91520 Series Скачать руководство пользователя страница 30](http://html1.mh-extra.com/html/cypress/fr81s-cy91520-series/fr81s-cy91520-series_recommendation-for-hardware-setup_2706175030.webp)
Recommendation for Hardware Setup 32-Bit FR81S Family
Document No. 002-09375 Rev. *B
30
6 Reset Behavior of IO port pins
This chapter shows the behavior of IO-Port during and after RESET
During the power-on or RSTX reset state the GPIO port pins are going to HiZ and the inputs are disabled to prevent
the leakage by any floating pin. After release of reset the IO-ports will be set to initial value (see also related DS of
FR81S series)
Table 9. Power-On/RSTX reset state GPIO initial state
Pin
Function
Initial state
X0/X1
Main oscillator
Running
X0A/X1A
Sub oscillator
Running
Gpio port pins
GPIO
Input disabled HiZ
If some external bus pins should be used as GPIO than do not use any address or bus control lines as input, because
these lines are driven as output high.
7 Additional Information
Information about CYPRESS Microcontrollers can be found on the following Internet page:
http://www.cypress.com/cypress-microcontrollers
Related documents for further information are listed in the table below:
Table 10. Related Documents
Ref. #
Document file name
Description
1
CY91520 Series 32-Bit Microcontroller FR Family
FR81S Hardware Manual
FR81S CY91520 Series Hardware Manual
2
CY91520 Series 32-Bit FR81S Microcontroller
FR Family FR81S, CY91520 Series datasheet
3
CY91590 Series FR81S Hardware Manual
FR81S CY91590 Series Hardware Manual
4
CY91590 Series FR Family FR81S 32-Bit
Microcontroller
FR Family FR81S, CY91590 Series datasheet