Corvalent Gator 550-G Скачать руководство пользователя страница 1

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

  

 

Gator 550-G

Motherboard

Installation Guide

Содержание Gator 550-G

Страница 1: ...Gator 550 G Motherboard Installation Guide ...

Страница 2: ......

Страница 3: ...g Cables 7 Power and Control Panel Cables 7 Installing Peripheral Cables 7 Index of Connectors 9 Chapter 2 HIFLEX BIOS Setup 11 Standard Setup 12 Advanced CMOS Setup 13 Advanced Chipset Setup 17 Power Management Setup 18 PCI Plug and Play Setup 20 Peripheral Setup 23 Auto Detect Hard Disk 25 Change User Password 26 Change Supervisor Password 26 Auto Configuration with Optimal Settings 26 Auto Conf...

Страница 4: ... Bios 40 Embedded I O 40 Miscellaneous 42 Memory Map 43 DMA Channels 43 I O Map 44 PCI Configuration Space Map 45 Interrupts 46 PCI Interrupt Routing Map 46 SMBUS 47 Connectors Pin out 47 Appendix B Flash BIOS programming 59 Appendix C On board Video 61 Appendix D On Board Industrial Devices 63 On board Ethernet 63 Serial Ports 65 II ...

Страница 5: ...ublication and any accompanying software may not in whole or in part be copied photocopied translated or reduced to any machine readable form without prior consent from the vendor manufacturer or creators of this publication except for copies kept by the user for backup purposes Brand and product names mentioned in this publication may or may not be copyrights and or registered trademarks of their...

Страница 6: ...ous experience is helpful and should you not have prior experience it would be prudent to have someone assist you in the installation This manual is broken down into 3 chapters and 4 appendixes Chapter 1 System Board Pre Configuration This chapter provides all the necessary information for installing the Gator 550 G Topics discussed include installing the DRAM jumper settings and connecting all th...

Страница 7: ...0 G from its protective packaging it is strongly recommended that you use a grounding wrist strap The grounding strap will safely discharge any static electricity build up in your body and will avoid damaging the motherboard Do not walk across a carpet or linoleum floor with the bare board in hand Warranty This product is warranted against material and manufacturing defects for two years from the ...

Страница 8: ...e GUI engine and Super South bridge Memory One µDIMM socket up to 256MB SDRAM PC100 133 On Board I O 1 Floppy up to 2 88 MB Single channel PCI 32 bit EIDE controller UDMA 33 66 100 supported Four high speed RS 232 serial ports 16 Bytes FIFO 16550 COM3 optional RS422 485 COM2 optional RS 232 IrDA One bidirectional parallel port SPP mode compatible One mouse and one keyboard interface Two Universal ...

Страница 9: ...Panel LFP LVDS interface optional On Board Ethernet On board 10 100 Ethernet Conventions Used in this Manual Notes Such as a brief discussion of memory types Important Information such as static warnings or very important instructions 8 When instructed to enter keyboard keystrokes the text will be noted by this graphic VII ...

Страница 10: ...Screwdrivers slipping off a screw and scraping the board can break a trace or component leads rendering the board unusable Always handle the Gator 550 G with care Special Warranty Note Products returned for warranty repair will be inspected for damage caused by improper installation and misuse as described in the previous section and the static warning below Should the board show signs of abuse th...

Страница 11: ...de TAKE PROPER PRECAUTIONS Work on a conductive surface that is connected to the ground Before touching any electronic device ground yourself by touching an unpainted metal object or and highly recommended use a grounding strap 2 ...

Страница 12: ... as enable disable Instructions for this type of jumper are open for no shunt over the pins or closed when the shunt covers the pins B Three or four pin jumpers are used for multiple selections Instructions for these jumpers will indicate which two pins to cover For example for JPx 2 3 the shunt will be covering pins 2 and 3 leaving pins 1 and 4 exposed C Grouped jumpers are used when a certain fu...

Страница 13: ...Gator 550 G Installation Guide Jumper Locations Use the diagram below and the tables on the following pages to locate and set the on board configuration jumpers Figure 1 1 Jumper Locations 4 ...

Страница 14: ...OS Normal Clear CMOS JP33 1 2 2 3 Manufacturer s Settings ATA Disk Connector Voltage Selection The ATA Disk Connector J22 can provide either 5Vcc or 3 3Vcc The jumper JP1 selects the voltage Table 1 2 ATA Disk Connector Voltage Select ATA Disk Voltage 5Vcc 3 3Vcc JP1 1 2 2 3 Manufacturer s Settings LCD Power Voltage Selection The LCD Connector J14 can provide either 5Vcc or 3 3Vcc to the LCD panel...

Страница 15: ...ffers 1 µDIMM memory socket Location J12 Back side or solder side Figure 1 2 It can be configured with 3 3V unbuffered SDRAM module It is very important that the quality of the DIMM is good Unreliable operation of the system may result if poor quality DIMMs are used Always purchase your memory from a reliable source Please refer to chapter 3 for memory details Figure 1 2 µDIMM Location Solder Side...

Страница 16: ...from the power connector J34 Figure 1 3 Installing Peripheral Cables Connect the combined flat cables to their connectors and to the other end This concludes the hardware installation of your Gator 550 G system Now it is a good time to re check all of the cable connections to make sure they are correct 7 ...

Страница 17: ...Gator 550 G Installation Guide Figure 1 3 Location of Components and Connectors 8 ...

Страница 18: ...onnector Description J11 Reset J12 µDIMM Slot Back side J14 LCD Panel J20 LVDS Panel J21 PC104 J22 IDE 44pin J25 Combined FDD USB COM4 IrDA J26 Combined COM1 COM2 COM3 Audio J27 Ethernet 10 100 J30 Combined VGA Keyboard Mouse LPT J31 Power Button J34 Power 12Vcc J35 RTC Battery J36 LVDS Backlight J37 LPC U14 BIOS Socket User s Notes 9 ...

Страница 19: ...Gator 550 G Installation Guide User s Notes 10 ...

Страница 20: ...o the right left above or below Enter Select in the current field Increments a value Decrements a value Esc Closes the current operation and return to previous level PgUp Returns to the previous page PgDn Advances to the next page Home Returns to the beginning of the text End Advances to the end of the text Alt H Access a help window Alt Spacebar Exit WINBIOS Setup Alphabetic keys A to Z are used ...

Страница 21: ...ing Standard Setup Standard Setup options are displayed by choosing Standard option from the HIFLEX BIOS Setup menu All Standard Setup options are described below Date Time Select the Date Time option to change the date or time The current date and time are displayed Enter new values through the displayed window Floppy Drive A Choose Floppy Drive A to specify the floppy drive type The settings are...

Страница 22: ...ced CMOS Setup options are displayed by choosing the Advanced CMOS Setup option from the AMIBIOS Setup main menu All Advanced CMOS Setup options are described in this section Event Log Capacity Event Log Validity View DMI Event Log Press enter to select Clear All DMI Event Logs Yes No Event Logging Enable Disable Mark DMI Events Read Yes No Quick Boot Set this option to Enabled to instruct AMIBIOS...

Страница 23: ...m after AMIBIOS POST completes The settings are Disabled 1st IDE 2nd IDE 3rd IDE 4th IDE Floppy ARMD FDD ARMD HDD ATAPI CDROM SCSI Network and I2O The default is 1st Boot Device Floppy 2nd Boot Device 1st IDE HDD 3rd Boot Device ATAPI CDROM 4th Boot Device Disabled Try Other Boot Devices Set this option to Yes default to instruct AMIBIOS to attempt to boot from any other drive in the system if it ...

Страница 24: ...ult or Read Only Hard Disk Access Control This option selects usage right from the hard disk The setting is either Read Write default or Read Only S M A R T for Hard Disks Set this option to Enabled to permit AMIBIOS to use the SMART System Management and Reporting Technologies The setting is either Enabled or Disabled default Boot Up Num Lock Set this option to Off to turn the Num Lock key off wh...

Страница 25: ... a user password prompt appears every time the computer is turned on If Setup is chosen the password prompt appears if AMIBIOS is executed See the Advanced Setup chapter for instructions on changing a password The Optimal and Fail Safe default is Setup Ask HDD Password on Every Boot Yes No BOOT to OS 2 Set this option to Enabled if running OS 2 operating system and using more than 64 MB of system ...

Страница 26: ...0000h is treated The settings are Enabled Disabled and Cached default C800 16K Shadow CC00 16K Shadow D000 16K Shadow D400 16K Shadow D800 16K Shadow DC00 16K Shadow These options enable shadowing of the contents of the ROM area named in the option The ROM area not used by ISA adapter cards is allocated to PCI adapter cards The settings are Disabled default Cached and Enabled Advanced Chipset Setu...

Страница 27: ...cessary SiS550 VGA Settings Graphic Win Size 4M 8M 16M 32M 64M default Share Memory Size Disabled 4M 8M 16M default 32M and 64M CRT On default and Off LCD On and Off default LCD Expanding Expanding default and non expanding VGA LCD Panel ID Select Selects panel Power Management Setup All Power Management Setup options are described in this section 18 ...

Страница 28: ...figuration and Power Interface specification This is the default setting Windows 95 Windows 98 and Windows 2000 are examples of ACPI aware operating systems ACPI Standby State Only S1 is supported Power Management Set this option to enable the power management The settings for this option are Enabled default and Disabled Suspend Timeout This option specifies the length of the period of system inac...

Страница 29: ...to turn ON as soon as A C power is reestablished This is the default setting Power OFF This setting will keep the CPU board OFF when A C power is reestablished To turn the board ON the power button must be used Last State This setting will put the CPU board back to its state before the accidental power failure It requires ACPI enabled and an ACPI capable OS The board must be normally turned OFF th...

Страница 30: ...PCI bus The settings are in units equal to PCI clocks The settings are 32 64 96 128 160 192 224 and 248 The Optimal and Fail Safe default setting is 64 Primary Graphics Adapter Allocate IRQ to PCI VGA This option determines if the BIOS should assign an IRQ to the VGA card The settings are either Yes or No The default setting is No PCI IDE Bus Master Set this option to Enabled to specify that the I...

Страница 31: ...errupt used by the secondary IDE channel on the off board PCI IDE controller The settings are Disabled INTA INTB INTC INTD and Hardwired The Optimal and Fail Safe default setting is Disabled DMA Channel 0 DMA Channel 1 DMA Channel 3 DMA Channel 5 DMA Channel 6 DMA Channel 7 These options allow you to specify the bus type used by each DMA channel The setting is either PNP or ISA EISA The optimal an...

Страница 32: ...7 controller If Audio is enabled certain OSs will require a driver installation on every boot Enabled This setting will keep the onboard Audio Controller enabled This is the default setting Disabled This setting will turn off the on board Audio controller USB Device Set this option to Enable or Disable the on board USB 1 1 controller that controls USB Ports 0 and 1 Enabled This setting will keep t...

Страница 33: ... This option specifies the base I O port address of serial port 1 The settings are Disabled 3F8h 2F8h 3E8h and 2E8h Serial Port1 IRQ This option specifies the IRQ of serial port 1 The settings are 3 4 5 and 7 Serial Port2 Address This option specifies the base I O port address of serial port 2 The settings are Disabled 3F8h 2F8h 3E8h and 2E8h Serial Port2 IRQ This option specifies the IRQ of seria...

Страница 34: ... port on the motherboard The settings are Disabled 378h 278h and 3BCh Parallel Port IRQ This option specifies the IRQ always used by the parallel port When the port is set to a fixed address the settings are IRQ 5 and IRQ 7 default Onboard PCI IDE This option specifies the IDE channel used by the onboard IDE controller The settings are Disabled and Enabled default Primary Master Prefetch Primary S...

Страница 35: ...e Supervisor Password from the Security section of the AMIBIOS Setup main menu Enter the password and press Enter The screen does not display the characters entered After the new password is entered retype the new password as prompted and press Enter Remember the Password Keep a record of the new password when the password is changed If you forget the password you must erase the system configurati...

Страница 36: ...without saving Post Codes Power On Self Test POST progress codes are written by the system BIOS to I O port 80h allowing the user to monitor the progress with a special monitor A POST code is transmitted by the BIOS during the POST Power On Self Test It is a number that refers to the state or test condition of a circuit or group of circuits Knowing the results of these tests hence the POST code ca...

Страница 37: ... checksum If either Ctrl Home was pressed or the system BIOS checksum is bad next will go to checkpoint code E0h Otherwise going to checkpoint code D7h D7h Main BIOS runtime code is to be decompressed and control to be passed to main BIOS in shadow RAM Table 2 2 Bootblock Recovery Codes The bootblock recovery checkpoint codes are listed in order of execution Checkpoint Code Description E0h The onb...

Страница 38: ...00h shadow RAM Checkpoint Code Description 03h The NMI is disabled Next checking for a soft reset or a power on condition 05h The BIOS stack has been built Next disabling cache memory 06h Uncompressing the POST code next 07h Next initializing the CPU and the CPU data area 08h The CMOS checksum calculation is done next 0Ah The CMOS checksum calculation is done Initializing the CMOS status register ...

Страница 39: ...ode segment writable and performing any necessary configuration before initializing the interrupt vectors 24h The configuration required before interrupt vector initialization has completed Interrupt vector initialization is about to begin 25h Interrupt vector initialization is done Clearing the password if the POST DIAG switch is on 27h Any initialization before setting video mode will be done ne...

Страница 40: ...ormation 39h Displaying bus initialization error messages See Table D 7 for additional information 3Ah The new cursor position has been read and saved Displaying the Hit DEL message next 3Bh The Hit DEL message is displayed The protected mode memory test is about to start 40h Preparing the descriptor tables next 42h The descriptor tables are prepared Entering protected mode for the memory test nex...

Страница 41: ...adowing next 51h The memory size display was adjusted for relocation and shadowing Testing the memory above 1 MB next 52h The memory above 1 MB has been tested and initialized Saving the memory size information next 53h The memory size information and the CPU registers are saved Entering real mode next 54h Shutdown was successful The CPU is in real mode Disabling the Gate A20 line parity and the N...

Страница 42: ...equired programming before WINBIOS Setup next 87h The programming before WINBIOS Setup has completed Uncompressing the WINBIOS Setup code and executing the AMIBIOS Setup or WINBIOS Setup utility next 88h Returned from WINBIOS Setup and cleared the screen Performing any necessary programming after WINBIOS Setup next 89h The programming after WINBIOS Setup has completed Displaying the power on scree...

Страница 43: ...or test is complete Checking the extended keyboard keyboard ID and Num Lock key next Issuing the keyboard ID command next A2h Displaying any soft errors next A3h The soft error display has completed Setting the keyboard typematic rate next A4h The keyboard typematic rate is set Programming the memory wait states next A5h Memory wait state programming is over Clearing the screen and enabling parity...

Страница 44: ...2 5 Additional Bus Checkpoints While control is inside the different bus routines additional checkpoints are output to I O port address 0080h as word to identify the routines being executed These are word checkpoints The low byte of checkpoint is the system BIOS checkpoint where control is passed to the different bus routines The high byte of checkpoint indicates that the routine is being executed...

Страница 45: ...ion 7 Initialize add on ROMs for all buses Bits 3 0 Specify the bus 0 Generic DIM Device Initialization Manager 1 Onboard System devices 2 ISA devices 3 EISA devices 4 ISA PnP devices 5 PCI devices Table 2 7 AMIBIOS Beep Codes Except for beep code 8 these codes are always fatal 1 beep Refresh failure 2 beeps Parity error 3 beeps Base 64K memory failure 4 beeps Timer not operational 5 beeps Process...

Страница 46: ...Double Sided µDIMM 2 Rows Memory Supports PC100 PC133 SDRAM Technology Supports NEC Virtual Channel Memory VC SDRAM Technology System Memory Size up to 256 MB Supports 16Mb 64Mb 128Mb 256Mb 512Mb SDRAM Technology Relocatable System Management Memory Region Programmable Buffer Strength for CS DQM 7 0 WE RAS CAS CKE MA 14 0 and MD 63 0 Shadow RAM Size from 640KB to 1MB In 16KB Increments 37 ...

Страница 47: ...Gator 550 G Installation Guide User s Notes 38 ...

Страница 48: ...pports Host Bus Direct Access GUI Engine for Integrated A G P VGA Controller High Performance PCI Arbiter Supports up to 3 external PCI Masters Rotating Priority Arbitration Scheme Advanced Arbitration Scheme Minimizing Arbitration Overhead Guaranteed Minimum Access Time for CPU And PCI Masters Integrated Host To PCI Bridge Zero Wait State Burst Cycles CPU To PCI Pipeline Access 256B to 4KB PCI Bu...

Страница 49: ...ption Flash BIOS Optional feature for System BIOS Flash programming built into the BIOS BIOS to be flashed is read from a floppy Embedded I O IDE One PCI EIDE controllers Supports up to 2 devices Ultra DMA up to 100MB sec supported ATAPI compatible 44 pin header on board ATA 66 and ATA 100 are faster timings and require a specialized cable 80 conductor to reduce reflections noise and inductive cou...

Страница 50: ...3 Optional RS422 485 COM2 optional RS 232 IrDA USB Interfaces On board dual USB Integrated Universal Serial Bus Host Controller OpenHCI Host Controller with Root Hub Two USB Ports Supports Legacy Devices Over Current Detection Parallel Port One bidirectional parallel port SPP mode compatible Keyboard Mouse Port On board Ethernet On board auto sensing bus mastering 10 100 Ethernet SiS900 Audio Audi...

Страница 51: ...000 Solution RTC with lithium battery No external battery is required Form Factor PC104 form factor PCB Construction Six Layers dry film mask Manufacturing Process Automated surface mount Table A 1 Environmental Environmental Operating Non operating Temperature 0 to 55 C 40 to 65 C Humidity 5 to 95 40 C non condensing 5 to 95 40 C non condensing Shock 2 5G 10ms 10G 10ms Vibration 0 25 5 100Hz 5 5 ...

Страница 52: ...0000 0DFFFF 128 KB Expansion Card BIOS and Buffer 640K 768K 0A0000 0BFFFF 128 KB Standard PCI ISA Video Memory 512K 640K 080000 09FFFF 128 KB Ext Conventional memory 0K 512K 000000 07FFFF 512 KB Conventional memory DMA Channels DMA Data Width System Resource 0 8 or 16 bits 1 8 or 16 bits 2 8 or 16 bits Floppy Drive 3 8 or 16 bits 4 Reserved cascade channel 5 16 bits Open 6 16 bits Open 7 16 bits O...

Страница 53: ...ed at 0080h 0092 Port 92 00A0 00A1 Interrupt Controller 2 00B2 00B3 APM control 00C0 00DE DMA 2 00F0 Coprocessor Error 0110 Watch Dog Timer default 0170 _ 0177 Secondary IDE channel 01F0 _ 01F7 Primary IDE channel 029x LM79 0278 027F LPT2 if selected 02E8 02EF COM4 if selected 02F8 02FF COM2 default 0310 Watch Dog Timer if selected 0376 Secondary IDE channel command port 0377 Floppy channel 2 comm...

Страница 54: ...status report 03F8 03FF COM1 default 04D0 04D1 INTC 1 Edge Level Control 0CF8 0CFB 4 bytes PCI configuration address register 0CF9 Reset control register 0CFC 0CFF 4 bytes PCI configuration data register PCI Configuration Space Map Bus Device Function Description 00 00 00 North Bridge 00 00 01 PCI IDE 00 01 00 LPC 00 01 02 USB 00 01 04 Audio 00 02 00 PCI to PCI bridge 01 00 00 GUI 01 08 00 Etherne...

Страница 55: ... User Available 12 PS 2 mouse port if present else user available 13 Reserved math coprocessor 14 Primary IDE if present else user available 15 Secondary IDE if present else user available Default but can be changed to another IRQ PCI Interrupt Routing Map PCI Device IDSEL PIRQA PIRQB PIRQC PIRQD PC104 ID0 AD20 INTA INTB INTC INTD PC104 ID1 AD21 INTD INTA INTB INTC PC104 ID2 AD22 INTC INTD INTA IN...

Страница 56: ...components of the PCB Printed Circuit Board pin number 1 will have a squared pad J Other pins will have a circular pad Q How to identify other pins Header connectors are numbered alternately i e pin number 2 is in the other row but in the same column of pin number 1 Pin number 3 is in the same row of pin 1 but in the next column and so forth 1 3z 5z 7z 9z 2z 4z 6z 8z10z Header 10 pin connector Vie...

Страница 57: ...VCC 2 LCDVCC 3 LCDVCC 4 LCDVCC 5 VVBD7 6 VVBD6 7 VVBD5 8 VVBD4 9 GND 10 GND 11 VVBD3 12 VVBD2 13 VVBD1 14 VVBD0 15 VVBD11 16 VVBD10 17 VVBD9 18 VVBD8 19 GND 20 GND 21 LP HSYNC 22 SHFCLK 23 ENBLT 24 FLM VSYNC 25 NC 26 MOD LDE 27 THSYNC 28 LLD0 29 TVSYNC 30 UUD4 31 UUD3 32 DEN 33 GND 48 ...

Страница 58: ... 40 LLD4 41 LLD1 42 GND 43 UUD5 44 UUD2 45 GND 46 UUD0 47 UUD1 48 UUD6 49 UUD7 50 GND Table A 10 J27 Ethernet Header Connector Pin Ethernet Header J27 1 Termination 2 RX 3 Shorted to pin 1 4 RX 5 Termination 6 TX 7 Shorted to pin 5 8 TX 9 GND 10 GND 11 A L VCC3 12 LED_LINK 13 SPEED VCC3 14 LED_SPEED 49 ...

Страница 59: ...AUTOFEED 3 DATA BIT 0 4 ERROR 5 DATA BIT 1 6 INIT 7 DATA BIT 2 8 SLCT IN 9 DATA BIT 3 10 GND 11 DATA BIT 4 12 GND 13 DATA BIT 5 14 GND 15 DATA BIT 6 16 GND 17 DATA BIT 7 18 GND 19 ACK1 20 GND 21 BUSY 22 GND 23 PAPER EMPTY 24 GND 25 SLCT 26 NC 27 38 Keyboard and Mouse 27 KBCLK 28 MSCLK 29 NC 30 MSDATA 31 VCC 50 ...

Страница 60: ...nical Specifications Pin VGA KB MS LPT Header J30 32 VCC 33 NC 34 KBDATA 35 GND 36 NC 37 NC 38 NC 39 50 VGA 39 RED 40 GND 41 GREEN 42 GND 43 BLUE 44 GND 45 HSYNC 46 GND 47 VSYNC 48 DDC Power 49 DDC DATA 50 DDC CLK 51 ...

Страница 61: ... LVDS Backlight J36 1 12Vcc 2 GND 3 Enable Power Button J31 1 GND 2 PWRBTN Reset J11 1 GND 2 RESET Battery J35 1 VBAT 2 GND Main Power 12Vcc J34 1 Center 12Vcc 2 GND Table A 13 J37 LPC Pin LPC J37 1 LAD0 2 SIRQ 3 LAD1 4 LFRAME 5 LAD2 6 GND 7 LAD3 8 PCI CLK 9 GND 10 GND 11 PCI RST 12 LDRQ1 13 NC 14 NC 15 PME 16 EXT SMI 52 ...

Страница 62: ...tor optional Pin LVDS Header J20 1 LCDVCC 2 LCDVCC 3 GND 4 GND 5 NC 6 NC 7 GND 8 NC 9 NC 10 GND 11 TXCLK 12 NC 13 GND 14 NC 15 TXCLK 16 GND 17 TX2 18 NC 19 GND 20 GND 21 LCDVCC 22 LCDVCC 23 GND 24 GND 25 TX2 26 NC 27 GND 28 NC 29 TX1 30 GND 31 TX1 32 NC 33 GND 53 ...

Страница 63: ...0 36 GND 37 TX0 38 NC 39 GND 40 GND Table A 15 J26 COM1 COM2 COM3 Audio Connector Pin COM1 COM2 COM3 Audio Header J26 1 10 COM1 1 DCD 2 DSR 3 RX 4 RTS 5 TX 6 CTS 7 DTR 8 RI 9 GND 10 NC 11 20 COM2 11 DCD 12 DSR 13 RX 14 RTS 15 TX 16 CTS 17 DTR 18 RI 19 GND 20 NC 54 ...

Страница 64: ...RS 422 485RXB opt 22 DSR 23 RX RS 422 485TXB opt 24 RTS TX RS 422 485TXA opt 26 CTS 27 DTR 28 RI RS 422 485RXA opt 29 GND 30 40 AUDIO 30 MIC IN 31 CD IN Left 32 CD IN Right 33 CD GND 34 MIC BIAS 35 GND 36 LINE IN Left 37 LINE IN Right 38 GND 39 Headphone OUT Left 40 Headphone OUT Right 25 55 ...

Страница 65: ...M4 IrDA Header J25 1 20 FDD 1 NC 2 NC 3 LDRQ 4 DSKCHG 5 RDATA 6 GND 7 GND 8 WPRTCT 9 DRV S0 10 MTR0 11 TRK0 12 INDEX 13 GND 14 GND 15 SIDE1 16 WGATE 17 WDATA 18 STEP 19 DIR 20 DENSEL0 21 30 USB 21 VCC 22 VCC 23 DATA0 24 DATA1 25 DATA0 26 DATA1 27 GND 28 GND 29 GND 30 GND 56 ...

Страница 66: ...Technical Specifications Pin VGA KB MS LPT Header J30 31 39 COM4 31 DCD 32 DSR 33 RX 34 RTS 35 TX 36 CTS 37 DTR 38 RI 39 GND 40 50 IrDA 40 GND 41 IRMODE 42 IRRX 43 NC 44 IRTX 45 NC 46 NC 47 NC 48 NC 49 NC 50 NC 57 ...

Страница 67: ...Gator 550 G Installation Guide User s Notes 58 ...

Страница 68: ...r BIOS make sure you have a disk with the correct BIOS file its size should be 256K Rename the file to AMIBOOT ROM Turn your computer off Insert the disk in Drive A Turn the computer on while pressing CTRL HOME Your computer will show no screen but will beep to indicate what is being done If the programming is successful you should hear 4 beeps and your computer will reboot with the new BIOS Pleas...

Страница 69: ...file was not found in the root directory of floppy drive A 3 Base memory error 4 Flash program successful 5 Floppy read error 6 Keyboard controller BAT command failed 7 No FLASH EPROM detected 8 Floppy controller failure 9 Boot Block BIOS checksum error 10 Flash erase error 11 Flash program error 12 AMIBOOT ROM file size error 60 ...

Страница 70: ...rated A G P VGA Integrated Ultra AGPTM VGA for Hardware 2D Video Graphics Accelerators Supports Tightly Coupled 64 Bits 100Mhz Host Interface to VGA to Speed Up GUI Performance and the Video Playback Frame Rate AGP Rev 2 0 Compliant Zero Wait State Post Write Buffer with Write Combine Capability Zero Wait State Read Ahead Cache Capability Re Locatable Memory Mapped and I O Address Decoding Flexibl...

Страница 71: ...rts DCI Drivers Supports Direct Draw Drivers Built In Programmable 24 Bit True Color RAMDAC up to 300 MHz Pixel Clock RAMDAC Snoop Function Built In Reference Voltage Generator and Monitor Sense Circuit Supports Down Loadable RAMDAC for Gamma Correction In High Color and True Color Modes Built In Dual Clock Generator Supports Multiple Adapters and Multiple Monitors Built In Digital Interface for L...

Страница 72: ...k from 25Mhz to 33Mhz Supports both 3 3v and 5v PCI signaling High performance 32 bit PCI bus master architecture with integrated Direct Memory Access DMA Controller for low CPU and bus utilization Supports an unlimited PCI burst length Supports big endian and little endian byte alignments Supports PCI Device ID Vendor ID Subsystem ID Subsystem Vendor ID programming through the EEPROM interface Im...

Страница 73: ... monitor and interrupt Supports 10BASE T 100BASE TX and any future Supports PC97 PC98 and Net PC requirements Green PC compatible Supports Advanced Configuration and Power Interface Specification ACPI Revision 1 0 Supports PCI Bus Power Management Interface Specification Version 1 0a Supports Network Device Class Power Management Specification Version 1 0a Supports PCI Hot Plug Specification Revis...

Страница 74: ...t be used but do not necessarily have to be for example the PC serial mouse utilizes only RI TD RD and GND Although the standard supports only low speed data rates and line length of approximately 20 m maximum it is still widely used This is due to its simplicity and low cost Electrical TIA EIA 232 has high signal amplitudes of 5 V to 15 V at the driver output The triggering of the receiver depend...

Страница 75: ...s interpreted with respect to ground For simple low speed interfaces a common ground return path is sufficient for more advanced interfaces featuring higher speeds and heavier loads a single return path for each signaling line twisted pair cable is recommended The figure below shows the electrical schematic diagram of a single ended transmission system Advantages of Single Ended Transmission The a...

Страница 76: ...te to the driver The maximum line length is 1200m the maximum data rate is determined by the signal rise and fall times at the receiver s side requirement 10 of bit duration TIA EIA 422 allows up to ten receivers input impedance of 4 kΩ attached to one driver The maximum load is limited to 80 Ω Although any TIA EIA 485 transceiver can be used in a TIA EIA 422 system dedicated TIA EIA 422 circuits ...

Страница 77: ... signal is transmitted while on the second one the inverted signal is transmitted The receiver detects voltage difference between the inputs and switches the output depending on which input line is more positive As shown below there is additionally a ground return path 68 Balanced interface circuits consist of a generator with differential outputs and a receiver with differential inputs Better noi...

Страница 78: ... coupled onto the two wires as a common mode voltage and is rejected by the receivers This two wire approach with opposite current and voltage swings also radiates less electro magnetic interference EMI noise than single ended signals due to the canceling of magnetic fields TIA EIA 485 Historically TIA EIA 422 was on the market before TIA EIA 485 Due to the lack of bi directional capabilities a ne...

Страница 79: ...d 12 V The receivers have to be capable to detect a differential input signal as low as 200 mV RS 485 is terminated at both sides of the common bus even if only two stations are connected to the backbone Protocol Not applicable none specified exceptions SCSI systems and the DIN Bus DIN66348 RS 485 is Differential and Multi Point Connected Differential Transmission Please read the Differential Tran...

Страница 80: ...ing a solid ground connection so that both receivers and drivers can talk error free is imperative The figure below shows how to make this connection and recommends adding some resistance between logic and chassis ground to avoid excess ground loop currents Logic ground does not have any resistance in its path from the driver or receiver A potential problem might exist especially during transients...

Страница 81: ...Gator 550 G Installation Guide User s Notes 72 ...

Страница 82: ......

Страница 83: ...MN G55PC 01 ...

Отзывы: