
Copyright
©
2022
congatec
GmbH
TSTLm01
59/72
Table 21 CRT Signal Descriptions
Signal
Pin # Description
I/O
PU/PD
Comment
VGA_RED
B89
Red for monitor; analog DAC output designed to drive a 37.5-Ohm equivalent load
O Analog
PD 150R
Commercial variants only
VGA_GRN
B91
Green for monitor; analog DAC output designed to drive a 37.5-Ohm equivalent load O Analog
PD 150R
VGA_BLU
B92
Blue for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load
O Analog
PD 150R
VGA_HSYNC
B93
Horizontal sync output to VGA monitor
O 3.3 V
VGA_VSYNC
B94
Vertical sync output to VGA monitor
O 3.3 V
VGA_I2C_CK
B95
DDC clock line (I²C port dedicated to identify VGA monitor capabilities)
I/O OD 5 V PU 2k2 3.3 V
VGA_I2C_DAT B96
DDC data line
I/O OD 5 V PU 2k2 3.3 V
Note
For VGA interface on industrial variants, you need a customized conga-TS570 variant (assembly option)
Table 22 LVDS Signal Descriptions
Signal
Pin # Description
I/O
PU/PD
Comment
LVDS_A0-
LVDS_A1-
LVDS_A2-
LVDS_A3-
A71
A72
A73
A74
A75
A76
A78
A79
LVDS Channel A differential pairs
O LVDS
LV
LVDS_A_CK-
A81
A82
LVDS Channel A differential clock
O LVDS
LVDS_B0-
LVDS_B1-
LVDS_B2-
LVDS_B3-
B71
B72
B73
B74
B75
B76
B77
B78
LVDS Channel B differential pairs
O LVDS
LV
LVDS_B_CK-
B81
B82
LVDS Channel B differential clock
O LVDS
LVDS_VDD_EN
A77
LVDS panel power enable
O 3.3 V
LVDS_BKLT_EN
B79
LVDS panel backlight enable
O 3.3 V
LVDS_BKLT_CTRL
B83
LVDS panel backlight brightness control
O 3.3 V
LVDS_I2C_CK
A83
DDC lines used for flat panel detection and control
I/O 3.3 V PU 2k2 3.3V
PU for LVDS support (default)
LVDS_I2C_DAT
A84
DDC lines used for flat panel detection and control
I/O 3.3 V PU 2k2 3.3V
PU for LVDS support (default)