![Congatec 050100 Скачать руководство пользователя страница 47](http://html1.mh-extra.com/html/congatec/050100/050100_user-manual_2652441047.webp)
Copyright © 2021 congatec GmbH
SA70m01
47/65
Table 14 LVDS Signal Description
Signals
Pins
Description
I/O
PU/PD Comments
LVDS0_0-
S125
S126
LVDS primary data channel, differential pair 0
O LVDS
LCD
LVDS0_1-
S128
S129
LVDS primary data channel, differential pair 1
O LVDS
LCD
LVDS0_2-
S131
S132
LVDS primary data channel, differential pair 2
O LVDS
LCD
LVDS0_3-
S137
S138
LVDS primary data channel, differential pair 3
O LVDS
LCD
L
LVDS0_CK-
S134
S135
LVDS primary data channel differential clock pair
O LVDS
LCD
LCD0_VDD_EN
S133
LVDS primary channel power enable. High enables panel VDD
O 1.8V
LCD0_BKLT_EN
S127
LVDS primary channel backlight enable. High enables panel backlight
O 1.8V
LCD0_BKLT_PWM
S141
LVDS primary channel brightness via pulse width modulation (PWM)
O 1.8V
LVDS1_0-
S111
S112
LVDS secondary data channel, differential pair 0
O LVDS
LCD
LVDS1_1-
S114
S115
LVDS secondary data channel, differential pair 1
O LVDS
LCD
LVDS1_2-
S117
S118
LVDS secondary data channel, differential pair 2
O LVDS
LCD
LVDS1_3-
S120
S121
LVDS secondary data channel, differential pair 3
O LVDS
LCD
L
LVDS1_CK-
S108
S109
LVDS secondary data channel differential clock pair
O LVDS
LCD
LCD1_VDD_EN
S116
LVDS secondary channel power enable. High enables panel VDD
O 1.8V
Not connected
LCD1_BKLT_EN
S107
LVDS secondary channel backlight enable. High enables panel backlight
O 1.8V
LCD1_BKLT_PWM
S122
LVDS secondary channel brightness control via pulse width modulation (PWM)
O 1.8V
I2C_LCD_DAT
S140
DDC data line for flat panel detection and control. Possible EDID EEPROM
address conflicts may occur if multiple displays are implemented.
I/O OD
1.8V
PU 2k2
I2C_LCD_CK
S139
DDC clock line for flat panel detection and control
O OD
1.8V
PU 2k2