Copyright © 2021 congatec GmbH
SA70m01
24/65
5
Connector Rows
The conga-SA7 has 314 edge fingers that mate with the MXM3 connector located on the carrier board. This connector is able to interface the
signals on the conga-SA7 with the carrier board peripherals.
5.1
PCI Express™
The conga-SA7 offers up to four PCI Express™ lanes. The lanes support:
•
up to 8 GT/s (Gen 3) speed
•
a 4 x1 link configuration (default)
1,3
•
a 1 x4 or 2 x2 or 1 x2 + 2 x1 link
2,3
configuration
•
lane polarity inversion
Note
1.
Requires a clock buffer on the carrier board
2.
Possible only with a custom BIOS firmware
3.
The conga-SA7 provides PCIe_A_REFCK, PCIe_B_REFCK and PCIe_C_REFCK reference clocks to the carrier board.
5.1.1
Possible Reference Clock Configuration
The conga-SA7 provides three PCIe reference clocks to the carrier board. The possible reference clock configuration is described in the table
below.
Table 8 PCIe Reference Clock Configuration
PCIe Lanes to Carrier Board
Possible Link Configuration
Default
(4 x1)
Option 1
(2x1 + 1 x2)
Option 2
(1 x2 + 2 x1)
Option 3
(2 x2)
Option 4
(1 x4)
PCIe_A
PCIe_A_REFCK
PCIe_A_REFCK
PCIe_A_REFCK
PCIe_A_REFCK
PCIe_A_REFCK
PCIe_B
PCIe_B_REFCK
PCIe_B_REFCK
PCIe_C
PCIe_C_REFCK
PCIe_C_REFCK
PCIe_B_REFCK
PCIe_B_REFCK
PCIe_D
PCIe_C_REFCK via carrier buffer
PCIe_C_REFCK
