background image

CDB4954A/55A

6

2.2.2.2

Video Input Source Option

This option selects the video source which will
serve as input for the CS4954/55. Internal Video
means all video content which is supplied by the
FPGA. External parallel inputs use J4, the 25 pin
D-Sub connector. External serial inputs use J19,
the right angle BNC connector.

2.2.2.3

Download a CCIR656 File to
SDRAM and Display Option

This option downloads a previously converted bit-
map file to SDRAM on the evaluation board and
displays it on the video outputs. Either a NTSC or
a PAL format file may be downloaded and dis-
played, but the monitor used must be compatible
with the downloaded file format to display correct-
ly.

2.2.2.4

Download a CCIR656 File to Flash
Option

This option downloads and stores a previously con-
verted bitmap file to a block of on board Flash
memory. FLASH block 1 is contains the Cirrus
logo screen in NTSC format, while FLASH block
2 contains the Cirrus logo screen in PAL format.

2.2.2.5

Display Video from Flash Option

This option displays video from one of the 3
FLASH blocks.

2.2.2.6

Display Test Patterns Option

This option displays one of the eight test patterns
generated by the control FPGA. These patterns are
color bars, luma bars, step, aqua screen, luma ramp
(1 bit/2 pixel ramp rate), luma ramp (1bit/pixel),
luma ramp (2bits/pixel), and luma ramp (4bits/pix-
el).

3. COMMAND LINE PARAMETERS

There are two valid command line parameters
which can be used to modify the action of the pro-
gram.

-f

: This parameter shows the FPGA Register Val-

ues tab. This allows FPGA registers to be manipu-
lated directly. Note that the FPGA Register is NOT
part of the CS4954/55.

-m:

 This parameter shows the Macrovision

®

 Reg-

isters tabs if a CS4955 is in place on the
CDB4954A/55A Evaluation Board. If a CS4954 is
in place on the board, the Macrovision Registers
tabs are not shown (since the CS4954 doesn’t have
Macrovision support) whether or not the "-m" com-
mand line parameter is included.

4. 3.3 V OR 5 V INTERFACE

The CS4954 allows either 3.3 V or 5 V operation. The
CDB4954A/55A evaluation board is built so that you
can test this feature by changing jumper configura-
tions. The voltage should only be changed when no
power is applied. Please refer to 

Table 1 on page 7

.

5. DIGITAL VIDEO INTERFACE

The evaluation board is designed to accept the stan-
dard ITU-R BT.656 (i.e.: ECL) levels, but it also
allows for TTL levels and SMPTE-259M serial
digital interface to facilitate system development.
Please refer to 

Table 2 on page 7

 for a description

of all the connectors located on the board.

6. ANALOG OUTPUT

Before connecting equipment such as a monitor to
one of the analog video outputs, verify that the
jumper configuration for the video connectors are
properly set for your application.

7. OUTPUT FILTERS

The filters present on the evaluation board are cal-
culated for both high impedance loads (doubly ter-
minated 300 

Ω) 

and low impedance loads (doubly

terminated 75 

Ω)

.  Please note that when in low im-

pedance mode, only 3 DACs may be enabled. Refer
to 

Table 2 on page 7

 for the proper configuration.

Also, the CDB4954A/55A evaluation board allows
for other filter topologies by providing an extra op-
amp with open pads.  Please refer to 

Figure 9

 for

more detail.

Содержание Crystal SDB4954A

Страница 1: ...xternal TTL level timing and data signals for use during system development Also to simplify the demonstration of the features of the CS4954 the CDB4954A 55A is equipped with an on board microcontroller and pre programmed FLASH memory to facilitate configuration and evaluation of the CS4954 digital video encoder ORDERING INFORMATION CDB4954A Evaluation Board CDB4955A Evaluation Board I Regulator M...

Страница 2: ...rovision Corporation Preliminary product information describes products which are in production but for which full characterization data is not yet available Advance product infor mation describes products which are in development and subject to development changes Cirrus Logic Inc has made best efforts to ensure that the information contained in this document is accurate and reliable However the ...

Страница 3: ...CDB4954A 55A 3 LIST OF TABLES Table 1 System Connections 7 Table 2 CBD4954 Jumper Switch Settings 7 Table 3 DIP Switch Settings 8 ...

Страница 4: ...the supplied 9 pin serial cable to connect your IBM PC or compatible to the 9 pin D Sub connector labeled J6 RS 232 on the CDB4954A 55A 2 1 DIP Switch Options If you use the CDB4954A 55A Evaluation Board without a PC i e in the standalone mode use the followings to set up the board using the 8 position dip switch The dip switch positions are marked 1 8 The individual switches select these function...

Страница 5: ...720x480 pixels to CCIR656 PAL or NTSC files These converted files can then be downloaded to the FLASH on the evaluation board for storage and later replay or downloaded directly to SDRAM for immediate playing 2 2 2 1 Convert to CCIR656 File Option This option converts a bitmap image bmp file extension of up to 720x480 into a CCIR656 NTSC nts file extension or PAL pal file exten sion file This step...

Страница 6: ...gister Val ues tab This allows FPGA registers to be manipu lated directly Note that the FPGA Register is NOT part of the CS4954 55 m This parameter shows the Macrovision Reg isters tabs if a CS4955 is in place on the CDB4954A 55A Evaluation Board If a CS4954 is in place on the board the Macrovision Registers tabs are not shown since the CS4954 doesn t have Macrovision support whether or not the m ...

Страница 7: ...ial Video Input J26 Input Output RS232 Interface Table 1 System Connections Header Switch Purpose Jumper Position Function Selected J2 Voltage Supply Select 3 3V 5V 3 3 V Operation 5 V Operation J5 J7 Output Test Point for Serial Receiver Testpoints J6 Phase Sensor Output Testpoints J8 FPGA Program Debug Header Testpoints J9 Flash Write Enable Jumpered Open Write Enabled Write Not Enabled J10 Test...

Страница 8: ...stal Offset ON OFF Pedestal Offset 7 5 IRE Pedestal Offset 0 IRE CS4954 Con Reg 1 bit 1 6 NTSC PAL Format ON OFF PAL B Mode NTSC M Mode 5 Not Used 1 4 Operating Modes NOTE OFF 0 ON 1 0000 1000 0100 1100 0010 1010 0110 1110 0001 1001 0101 1101 0011 1011 Display Color Bars 70 Amp 70 Sat Display Luma Bars 70 Amp 70 Sat Display a Luma Step Display an Aqua Screen Display a Luma Ramp 1 bit 2 pixels Disp...

Страница 9: ...CDB4954A 55A 9 Figure 5 Digital Video Input ...

Страница 10: ...CDB4954A 55A 10 Figure 6 FPGA ...

Страница 11: ...CDB4954A 55A 11 Figure 7 CS4954 5 ...

Страница 12: ...CDB4954A 55A 12 Figure 8 Microprocessor ...

Страница 13: ...CDB4954A 55A 13 Figure 9 Video Output Filters ...

Страница 14: ...CDB4954A 55A 14 Figure 10 Power RS232 Interface ...

Страница 15: ...CDB4954A 55A 15 Figure 11 Silkscreen Top ...

Страница 16: ...CDB4954A 55A 16 Figure 12 Top Side ...

Страница 17: ...CDB4954A 55A 17 Figure 13 Power Layer ...

Страница 18: ...CDB4954A 55A 18 Figure 14 Ground Layer ...

Страница 19: ...CDB4954A 55A 19 Figure 15 Bottom Side ...

Страница 20: ......

Отзывы: