Bose Personalized Amplification System, Руководство по устранению неисправностей

Страница: 36 / 50

36
APPENDIX
1
2
3
4 5
6
7
8
+
-
+
-
1. Output1
2. Inverting input1
3. Non-inverting input 1
4. -Vcc
5. Non-inverting input 2
6. Inverting input 2
7. Output 2
8. +Vcc
TLO72, Dual Op-Amp
Y-Decoder and Page Latches
I/O Buffers and Data Latches
Address Buffer & Latches
X-Decoder
DQ7 - DQ0
A17 - A0
WE#
OE#
CE#
SuperFlash
Memory
Control Logic
F
UNCTIONAL
B
LOCK
D
IAGRAM
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
A14
A13
A8
A9
A11
OE#
A10
CE#
DQ7
4 3 2 1 32 31 30
A12 A15 A16 NC V
DD
WE# A17
32-lead PLCC
Top View
14 15 16 17 18 19 20
DQ1 DQ2
V
SS
DQ3 DQ4 DQ5 DQ6
P
IN
D
ESCRIPTION
Sym bol Pin Nam e Functions
A
17
-A
7
Row Address Inputs To provide memory addresses. Row addresses define a page for a Write cycle.
A
6
-A
0
Column Address Inputs Column Addresses are toggled to load page data
DQ
7
-DQ
0
Data Input/output To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a Write cycle.
The outputs are in tri-state when OE# or CE# is high.
CE# Chip Enable To activate the device when CE# is low.
OE# Output Enable To gate the data output buffers.
WE# Write Enable To control the Write operations.
V
DD
Power Supply To provide: 5.0V supply (4.5-5.5V) for SST29EE020
3.0V supply (3.0-3.6V) for SST29LE020
2.7V supply (2.7-3.6V) for SST29VE020
V
SS
Ground
NC No Connection Unconnected pins.
29LE020 EEPROM Pinout Table
29LE020 EEPROM Pinout Diagram
29LE020 EEPROM Block Diagram