Basler Vision Technologies Sprint Series, Руководство пользователя

Страница: 106 / 236

Video Data Output Modes
96 Basler sprint Mono Cameras
5.2.2 4 Tap Output Modes
4 Tap - 12 Bit Output Mode
In 4 tap 12 bit mode, on each pixel clock cycle, the camera transmits data for four pixels at 12 bit
depth, a line valid bit and a data valid bit.
In the 4 tap output modes, the camera uses the output ports on Camera Link Transmitters X and Y
to transmit pixel data, a line valid bit, a data valid bit, and the Camera Link pixel clock. The
assignment of the bits to the output ports on Camera Link Transmitters X and Y is as shown in
Table 16 on
page 98 and Table 17 on page 99 respectively.
The Camera Link clock is used to time the transmission of acquired pixel data. As shown in
Figure 37 on
page 100 and Figure 38 on page 101 , the camera samples and transmits data on
each rising edge of the Camera Link clock. The Camera Link pixel clock frequency is as stated in
Section 2.8.4 on
page 35 .
The line valid bit indicates that a valid line is being transmitted. The data valid bit indicates that valid
pixel data is being transmitted. Pixel data is only valid when the line valid and data valid bits are
both high.
4 Tap - 10 Bit Output Mode
Operation in 4 tap 10 bit mode is similar to 4 tap 12 bit mode. In 10 bit mode, however, the two least
significant bits output from the camera’s ADCs are dropped and only the 10 most significant bits of
data per pixel are transmitted.
4 Tap - 8 Bit Output Mode
Operation in 4 tap 8 bit mode is similar to 4 tap 12 bit mode. In 8 bit mode, however, the four least
significant bits output from the camera’s ADCs are dropped and only the 8 most significant bits of
data per pixel are transmitted.
Note
The video data output mode that you select may affect the camera’s maximum
allowed line rate. See Section 4.3 on
page 74 .
The data sequence outlined below, along with Table 37 on page 100 and
Table 38 on page 101 , describes what is happening at the inputs to the
Camera Link transmitters in the camera.