Avalue Technology ERX-W480P, Руководство пользователя, Страница: 72 / 95

ERX-W480P
User’s Manual
72 ERX-W480P
User’s Manual
3.6.3.2.1.3 Intel X550-AT2 LAN Chip (PCI-E Port 17~20)
Item Options Description
Intel X550-AT2 LAN
Chip (PCI-E Port 17~20)
Disabled
Enabled [Default] ,
Control the PCI Express Root Port.
ASPM 16
Disabled [Default]
L0s
L1
L0sL1
Auto
Set the ASPM Level: Force L0s
– Force all links to L0s
State AUTO
– BIOS auto configure DISABLE – Disables
ASPM.
L1 Substates
Disabled
L1.1
L1.1 & L1.2 [Default]
PCI Express L1 Substates settings.
PCIe Speed
Auto [Default]
Gen1
Gen2
Gen3
Configure PCIe Speed
Detect Timeout 0
The number of milliseconds reference code will wait for
link to exit Detect state for enabled ports before assuming
there is no device and potentially disabling the port.