AutomationDirect DL105, Руководство пользователя

Страница: 315 / 350

Appendix
C
Inst.
E
xecution
Ti
m
es
C--2
Instruction Execution Times
DL105 PLC User Manual, 3rd Edition
Introduction
This appendix contains several tables that provide the instruction execution times
for DL105 Micro PLCs. Many of the execution times depend on the type of data used
with the instruction. Registers may be classified into the following types:
S
Data (word) Registers
S
Bit Registers
Some V--memory locations are considered data registers, such as timer or counter
current values. Standard user V--memory is classified as a V--memory data register.
Note that you can load a bit pattern into these types of registers, even though their
primary use is for data registers. The following locations are data registers:
Data Registers DL105
Timer Current Values V0 -- V77
Counter Current Values V1000 -- V1077
User Data Words V2000 -- V2377
V4000 -- V4177
You may recall that some of the discrete points such as X, Y, C, etc. are automatically
mapped into V--memory (see Appendix E). The following bit registers contain this
data:
Bit Registers DL105
Input Points (X) V40400 -- V 40407
Output Points (Y) V40500 -- V40507
Control Relays (C) V40600 -- V40617
Timer Status Bits V41100 -- V41103
Counter Status Bits V41140 -- V41143
Stages V41000 -- V41017
Some instructions can have more than
one parameter. For example, the SET
instruction shown in the ladder program to
the right can set a single point or a range of
points.
X0 X1 Y0 -- Y7
SET
C0
Two Data Locations Available
In these cases, execution times that depend on the amount and type of parameters.
The execution time tables list execution times for both situations, as shown below:
SET 1st #: X, Y, C, S
2nd #: X, Y, C, S, (N pt)
17.4
μ
s
12.0
μ
s+5.4
μ
sxN
RST 1st #: X, Y, C, S
2nd #: X, Y, C, S, (N pt)
19.5 μ s
10.5
μ
s+5.2
μ
sxN
V-Memory Data
Registers
V-Memory Bit
Registers
How to Read the
Tables
Execution depends
on numbers of
locations and types
of data used