ASROCK X399D8A-2T, Руководство пользователя

Страница: 49 / 84

X399D8A-2T
42 43
English
NOT SUPPORTED on systems where SMT is disabled.
Precision Boost Overdrive
Precision Boost Overdrive:
Disabled: Stock board values for standard IRM.
Enabled: Loads board limits for EDC, TDC and PPT.
Manual: Manual setting of PPT, TDC and EDC.
Performance Bias
You can configure the settings of Performance Bias.
DRAM Timing Configuration
DRAM Frequency
If [Auto] is selected, the motherboard will detect the memory module(s) inserted
and assign the appropriate frequency automatically.
DRAM Timing Configuration
You can configure DRAM Timing.
Primary Timing
CAS# Latency (tCL)
The time between sending a column address to the memory and the beginning of
the data in response.
RAS# to CAS# Delay to Read (tRC
The number of clock cycles required between the opening of a row of memory and
accessing columns within it.
RAS# to CAS# Delay to Write (tRC
The number of clock cycles required between the opening of a row of memory and
accessing columns within it.
Row Precharge Time (tRP)
The number of clock cycles required between the issuing of the precharge command
and opening the next row.
RAS# Active Time (tRAS)
The number of clock cycles required between a bank active command and issuing