ASROCK Fatal1ty X99M Killer Series, Руководство пользователя

Страница: 75 / 100

Fatal1ty X99M Killer Series
67
English
Write to Read Delay (tWTR_L)
he number of clocks between the last valid write operation and the next read command to
the same internal bank.
Read to Precharge (tRTP)
he number of clocks that are inserted between a read command to a row pre-
charge command to the same rank.
Four Activate Window (tFAW)
he time window in which four activates are allowed the same rank.
CAS Write Latency (tCWL)
Conigure CAS Write Latency.
tREFI
Conigure refresh cycles at an average periodic interval.
tCKE
Conigure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tCCCD
Conigure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCCD_L
Conigure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tCCCD_WR_L
Conigure back to back CAS to CAS (i.e. READ to RAED or WRITE to WRITE)
from same rank separation parameter.
tRWSR
Conigure READ to WRITE same rank dead cycle Back to back READ to WRITE
from same rank separation parameter.
tRWDD
Conigure Read to Write diferent DIMM dead cycle Back to back READ to WRITE
from diferent DIMM separation parameter.