AOC 198PW, Руководство по обслуживанию

Страница: 41 / 80

19” LCD TV AOC 198PW
41
TXAC+
MDATA3
MDATA6
MDATA0
R359 33 Ω 1/10W
+VDDC
VVS
TXB0-
RIN-
MADR2
VD5
ALE
TXAC- +AVDD_ADC
MDATA20
G_TX1+
MDATA24
C364 22pF
MDATA1
TXB1+
MADR10
MDATA28
MDATA18
+
C365
47uF/25V
VLLC 4
+VDDM
AD1
MDATA2
INT
VVS
U401
MST51512
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
49
50
51
52
53 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
41
42
43
44
45
46
47
48
54 55 56 57 58 59 60 61
GND
DVI_G+
DVI_G-
AVDD_DVI
DVI_B+
DVI_B-
GND
DVI_CK-
AVDD_DVI
REXT
AVDD_PLL
GND
DDCD_DA
DDCD_CK
GND
AVDD_ADC
HSYNC1
VY SNC1
BIN1P
BIN1M
SOGIN1
GIN1P
GIN1M
RIN1P
RIN1M
BIN0M
BIN0P
GIN0M
GIN0P
SOGIN0
RIN0M
RIN0P
AVDD_ADC
GND
HSYNC0
VSY NC0
RMID
REFP
REFM
VDDC
GND
GPO[5]
GPO[4]
VI
_C
K
VC
T
R
L
VD
D
C
GN
D
GN
D
VD
D
P
H
W
R
ESET
IN
T
ALE RD
Z
WR
Z
DB
U
S
[0
]
DB
U
S
[1
]
DB
U
S
[2
]
DB
U
S
[3
]
GP
O
[3
]
GP
O
[2
]
GP
O
[1
]
VD
D
C
GN
D
NC M
D
AT
A[
31
]
M
D
AT
A[
30
]
M
D
AT
A[
29
]
M
D
AT
A[
28
]
VD
D
M
GN
D
M
D
AT
A[
27
]
M
D
AT
A[
26
]
M
D
AT
A[
25
]
M
D
AT
A[
24
]
M
D
AT
A[
23
]
M
D
AT
A[
22
]
M
D
AT
A[
21
]
M
D
AT
A[
20
]
M
D
AT
A[
19
]
M
D
AT
A[
18
]
M
D
AT
A[
17
]
M
D
AT
A[
16
]
NC DQ
M
[1
]
VD
D
M
GN
D
NC
MCLKE
NC
MCLK
GND
AVDD_PLL2
BADR[1]
BADR[0]
RASZ
VDDM
GND
CASZ
WEZ
MADR[0]
MADR[1]
MADR[2]
MADR[3]
MADR[4]
MADR[5]
MADR[6]
MADR[7]
VDDM
GND
MADR[8]
MADR[9]
MADR[10]
MADR[11]
VDDC
GND
DQM[0]
NC
MDATA[15]
MDATA[14]
MDATA[13]
MDATA[12]
VDDM
GND
MDATA[11]
MDATA[10]
MDATA[9]
MDATA[8]
MDATA[7]
MDATA[6]
MDATA[5]
MDATA[4]
MDATA[3]
MDATA[2]
MDATA[1]
MDATA[0]
NC
VDDM
GND
VDDC
GN
D
BYPASS
GN
D
LVA3P
LVA3M
V
DDP
GN
D
LVAC
KP
LVAC
KM
LVA2P
LVA2M
LVA1P
LVA1M
LVA0P
LVA0M
GN
D
V
DDC
LVB3P
LVB3M
LVBC
KP
LVBC
KM
LVB2P
LVB2M
LVB1P
LVB1M
V
DDP
GN
D
GN
D
V
DDC
LVB0P
LVB0M
NC NC NC NC NC NC
GN
D
V
DDC
NC NC NC NC
PW
M
0
PW
M
1
XOU
T
XI
N
A
V
DD_
M
P
LL
GN
D
GN
D
DV
I_
R+
DV
I_
R-
VI_DATA[8]
VI_DATA[9]
VI_DATA[10]
VI_DATA[11]
VI_DATA[12]
VI_DATA[13]
VI_DATA[14]
VI_DATA[15]
VI
_D
AT
A[
0]
VI
_D
AT
A[
1]
VI
_D
AT
A[
2]
VI
_D
AT
A[
3]
VI
_D
AT
A[
4]
VI
_D
AT
A[
5]
VI
_D
AT
A[
6]
VI
_D
AT
A[
7]
B_TX0- 3
SDA_DVI 3,7
Y-,Pb-,Pr- must lay to
the connet CN? GND
MDATA10
TXA1+
MADR2
CONNECTOR for PANEL
MDATA15
MADR5
WR
X104
14.31818MHz
1
2
SDRAM I/F
+V
D
D
P
VD4
R363 75 Ω 1/10W
BIN+ 3
RD 7
TXB1+
TXAC-
R360 75 Ω 1/10W
HPD_CTL 3
TXBC+
TXCLK-
R404
22 Ω 1/10W
L155
120 Ω
1 2
MDATA28
MDATA16
R_TX2+
DQM1
GP
IO
+VDDC
TXB2+
C375
0.1uF
G_TX1-
AD1
MDATA23
+AVDD_MPLL
VLLC
MDATA26
RAS
TXB3-
VD2
VS_RGB 3
GNDV
MDATA19
MADR9
TXB2+
AD[0..3] 7
Panel_Power 2
MADR10
C377
0.1uF
MC
U
IN
TE
RF
AC
E
SDA_DVI
MDATA27
Pr+
SOG 3
+AVDD_DVI
DQM1
ALE
SOY
VD3
+VDDM
TXB1-
TXCLK-
SOG
MADR8
C374 0.047uF
MDATA4
+VDDC 2
+VDDM
TXA3+
VLLC
MADR8
HPD_CTL
MDATA5
R358 75 Ω 1/10W
+AVD
D
_M
P
LL
+VDDP
RD
TXA3-
+AVDD_PLL
+AVDD_PLL
G_TX1+
AD0
TXAC+
R362 470 Ω 1/10W
MDATA0
R_TX2-
C372 0.001uF
TXA3-
MDATA26
R364 33 Ω 1/10W
MDATA25
BIN+
MCLK 6
DDC_SW 3
BIN-
MDATA17
MADR3
MADR1
+VDDM TXB3-
MADR9
MDATA21
MDATA2
MADR4
AD3
PR+ 4
+VDDC
TXA2-
MDATA12
C369 0.047uF
AD2
SDA_DVI
TXBC+
+VDDM
MDATA29
VD1
Pb-
G_TX1+ 3
DV
I
IN
PU
T
GIN+
DQM0
+AVDD_PLL
+VDDP
MDATA16
TXA2-
R_TX2+ 3
ADJ_PWM 2
+V
D
D
P
CAS
Y-
RAS 6
Y+ 4
INT 7
MDATA1
VD3
VS_RGB
MDATA7
TXA0-
WE
AD0
C362 22pF
VD2
MADR0
SCL_DVI
MADR4
AD2
BIN-
VD4
+AVDD_ADC 2
VHS 4
DQM[0..1] 6
GIN- 3
HWRESET 7
VS_RGB
G_TX1- 3
WR 7
+AVDD_DVI
+VDDC
+AVDD_MPLL
BIN+
MDATA24
MDATA4
VD1
VD7
RIN+ 3
+AVDD_PLL2
MDATA9
MDATA27
+AVDD_ADC
HWRESET
BIN- 3
MDATA[0..31] 6
+V
DDC
TXCLK+
DQM0
HS_RGB 3
+V
DDC
MDATA20
MDATA8
G_TX1-
CN115
CONN
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
R_TX2+
VD6
R_TX2-
C370 0.047uF
R357
390
Ω 1/10W
(5mm)
+AVDD_DVI
TXB2-
GIN+
+AVDD_PLL 2
TXCLK- 3
MCLK
TXBC-
+VDDC
<Doc> <Rev Code>
<Title>
Custom
6 11 Saturday , December 09, 2006
Title
Size Document Number Rev
Date: Sheet of
ADJ_PWM
MDATA15
CAS
+VDDC
GIN+ 3
RIN+
WR
MDATA8
VD6
PB+ 4
SBA 6
Y +
MDATA18
TXB1-
MDATA31
MADR1
ALE 7
SBA
B_TX0-
MDATA19
VD0
VD0
VVS 4
+AVDD_DVI
+VDDM
B_TX0-
GIN-
RD
MDATA10
MCKL
MADR7
TXA2+
R365 0 Ω 1/10W
MDATA13
+AVDD_MPLL 2
VD[0..7] 4
VD5
MADR3
AD3
MADR0
VG
A
IN
PU
T
TXA0-
GIN-
PR+
TXB2-
MDATA30
MDATA23
MDATA22
Pr-
+VDDM 2
Y,
Pb
,P
r
IN
PU
T
TXB0+
MDATA7
TXA1-
TXA0+
MADR[0..10] 6
WE
TXBC-
MDATA13
C371 0.047uF Y+
MDATA12
C366
0.1uF
R361 33 Ω 1/10W
VID
EO
IN
PU
T
+VDDC
TXA2+
HPD_CTL
INT
+VDDM
TXB3+
+AVDD_DVI 2
MADR5
SCL_DVI 3,7
+VDDP
B_TX0+
MDATA3
TXCLK+
MDATA11
MDATA9
TXA1+
CAS 6
+VDDM
VD7
RIN- 3
RAS
B_TX0+
RIN-
MDATA21
CKE
+AVDD_PLL2 2
CKE 6
MDATA22
TXA0+
RIN+
R_TX2- 3
MDATA14
VHS
SBA
MADR7
MDATA6
C376
0.1uF
MDATA29
HWRESET
B_TX0+ 3
+AVDD_ADC
+V
DDC
MDATA11
PB+
+AVDD_PLL2
Pb+
DDC_SW
MDATA17
TXB0+
SOG
MADR6
TXB0-
C368 0.047uF
+VDDP 2
+AVDD_ADC
HS_RGB
CKE
VHS
TXA1-
TXB3+
C363
0.1uF
MDATA14
C373 0.047uF
+AVDD_PLL2
SCL_DVI
TXA3+
WE 6
HS_RGB
MDATA31
C367
0.01uF
TXCLK+ 3
MADR6
MDATA25
+AVDD_DVI
MDATA30
MDATA5
DDC_SW