background image

 

Evaluation Board User Guide 

UG-171 

One

 

Technology

 

Way

 

 

P.O.

 

Box

 

9106

 

 

Norwood,

 

MA

 

02062-9106,

 

U.S.A.

 

 

Tel:

 

781.329.4700

 

 

Fax:

 

781.461.3113

 

 

www.analog.com 

 

Evaluation Board for Fractional-N PLL Frequency Synthesizer 

 

 
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT  
WARNING AND LEGAL TERMS AND CONDITIONS.

 

Rev. A | Page 1 of 8 

FEATURES 

Self-contained board, including 

Synthesizer 
VCO 
10 MHz TCXO for reference frequency 
Loop filter (5.8 GHz) 

Designed for 

10 MHz PFD frequency 
200 kHz channel spacing 
Minimum charge pump current 
20 kHz loop bandwidth 

Accompanying software allows complete control of 

synthesizer function from a PC 

Battery operated: choice of 3 V or 5 V supply 
Typical phase noise performance of −85 dBc/Hz at 1 kHz 

offset from a 5.8 GHz carrier 

GENERAL DESCRIPTION 

This board allows the user to evaluate the performance of the 
ADF4156 frequency synthesizer for PLLs (phase-locked loops). 
A block diagram of the evaluation board is shown in Figure 1. It 
contains the ADF4156 synthesizer, a PC connector, and SMA 
connectors for the power supplies and RF output. There is also a 
low-pass loop filter (20 kHz) and a VCO (Z-COMM 

V940ME03-LF 5.8 GHz) on board. 
The evaluation board is set up for a 10 MHz PFD comparison 
frequency. An on-board TCXO provides the 10 MHz reference 
frequency. A cable is included with the board to connect to a PC 

printer port. 
The package also contains Windows® software to allow easy 

programming of the synthesizer. 
 

 

FUNCTIONAL BLOCK DIAGRAM 

VCO

PC CONNECTOR

9V BATTERY

ADF4156

EVAL-ADF4156EBZ1

CE

TCXO

POWER SWITCH

ON

OFF

FILTER

SMA
SOCKET

REF

IN

MUXOUT

V

P

V

DD

V

VCO

TEST

TEST

RF

OUT

09173-

001

 

Figure 1. 

 

Содержание EVAL-ADF4156EBZ1

Страница 1: ...1 kHz offset from a 5 8 GHz carrier GENERAL DESCRIPTION This board allows the user to evaluate the performance of the ADF4156 frequency synthesizer for PLLs phase locked loops A block diagram of the evaluation board is shown in Figure 1 It contains the ADF4156 synthesizer a PC connector and SMA connectors for the power supplies and RF output There is also a low pass loop filter 20 kHz and a VCO Z ...

Страница 2: ...ion Board Hardware 3 Power Supplies 3 Local Oscillator Components 3 Test Setup 4 Evaluation Board Software 5 Software Installation and Setup 5 Software Operation 5 Evaluation Board Schematics 6 REVISION HISTORY 6 11 Rev 0 to Rev A Document Title Format and Content Changed from EVAL ADF4156 Revision 0 to UG 171 Rev A Universal 5 07 Revision 0 Initial Version ...

Страница 3: ... In this case the user must insert SMA connectors as shown in Figure 3 and in the block diagram see Figure 1 LOCAL OSCILLATOR COMPONENTS The 10 MHz TCXO provides the reference frequency The on chip R divider should be set to 1 so that the PFD frequency is also 10 MHz The PLL is made up of the 10 MHz TCXO the ADF4156 a passive loop filter 20 kHz bandwidth and the V940ME03 LF VCO from Z Communicatio...

Страница 4: ...ion Board User Guide Rev A Page 4 of 8 TEST SETUP SPECTRUM ANALYZER PC 5 8GHz VCO PC CONNECTOR 9V BATTERY ADF4156 TCXO POWER SWITCH ON OFF FILTER SMA SOCKET REFIN MUXOUT 09173 004 EVAL ADF4156EBZ1 Figure 4 Test Setup ...

Страница 5: ... REF IN Frequency When a new window appears change the reference frequency to 10 MHz 2 Click Update R0 and R1 Normal Mode and then click Exit Window Note that these fields have been replaced by the Rx Updated fields shown in blue 3 Click Update All Registers this has been replaced by All RF Registers Updated in Figure 5 The data is now set up The window should look like Figure 5 Other features can...

Страница 6: ...UG 171 Evaluation Board User Guide Rev A Page 6 of 8 EVALUATION BOARD SCHEMATICS 09173 006 Figure 6 Evaluation Board Schematic Page 1 ...

Страница 7: ...Evaluation Board User Guide UG 171 Rev A Page 7 of 8 09173 007 Figure 7 Evaluation Board Schematic Page 2 ...

Страница 8: ...rty for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board i...

Отзывы: