
EV1HMC6832ALP5L/EV2HMC6832ALP5L User Guide
UG-942
Rev. 0 | Page 3 of 6
GETTING STARTED
For convenience, many of the jumpers are preinstalled on
the evaluation boards as listed in Table 1. The jumper
installation is dependent on the version of the evaluation
board, EV1HMC6832ALP5L or EV2HMC6832ALP5L. Prior
to powering on the evaluation board, it is important to verify
the jumper configuration against Table 1 and Figure 3 for the
physical locations of the jumpers and test points.
POWERING THE EVALUATION BOARD
It is important to decide whether to use the on-board voltage
regulator or an external power supply because the jumper
configurations vary accordingly. Refer to Table 1 for the
required jumper configurations.
If using the on-board regulator, apply 5 V to TP3 and ground
either TP1 or TP4. Figure 4 provides an example of this scheme.
In this scenario, install J8 but do not install J7. J6 determines the
output voltage of the regulator and installing J9 allows observation
of the regulator output voltage at TP2. Refer to Table 1 for
additional information about J6 and J9.
SETTING UP SIGNAL CONNECTIONS
There are two ac-coupled inputs to choose from, Input 0 or
Input 1, via the IN_SEL pin of the
. The input is
determined by J3 on the evaluation board. A signal generator
can be connected to either or both of these inputs and the user
can select between them as follows:
•
To select Input 0, tie J3 to ground.
•
To select Input 1, tie J3 to V
DD
.
Connect the output(s) of interest to either an oscilloscope
or a spectrum analyzer for observation and evaluation (see
Figure 4).
BYPASSING THE 5 V LDO VOLTAGE REGULATOR
To use an external power supply, such as for current measure-
ments, bypass the on-board voltage regulator. To bypass the
regulator, reconfigure the jumpers by installing J7 and not
installing J8. An external supply of either 2.5 V (LVDS or
LVPECL) or 3.3 V (LVPECL only) can then be supplied to TP2
(see Table 2).
Figure 2. Functional Block Diagram
IN_SEL
HIGH: IN1
LOW: IN0
VDD
VDD
VDD
VDD
50kΩ
VDD
LVDS
100kΩ
CONFIGURATION
CONTROL
50kΩ
50kΩ
50kΩ
50kΩ
50kΩ
50kΩ
50kΩ
OUTP7
INP1
INN1
100pF
100pF
100pF
100pF
INP0
INN0
VAC_REF
CONFIG
HIGH: LVDS
LOW: LVPECL
4mA
4mA
OUTN7
LVDS
OUTP6
4mA
4mA
OUTN6
LVDS
OUTP5
4mA
4mA
OUTN5
LVDS
OUTP4
4mA
4mA
OUTN4
LVDS
OUTP3
4mA
4mA
OUTN3
LVDS
OUTP2
4mA
4mA
OUTN2
LVDS
OUTP1
4mA
4mA
2mA
OUTN1
LVDS
OUTP0
4mA
4mA
OUTN0
LVDS
LVPECL
14294-
002