Altera Stratix V GT Скачать руководство пользователя страница 1

Страница: 1 / 52

101 Innovation Drive
San Jose, CA 95134

www.altera.com

MNL-01068-1.3

Stratix V GT Edition Reference Manual

Transceiver Signal Integrity Development Kit

Feedback Subscribe

Downloaded from

Arrow.com.

Содержание Stratix V GT

Страница 1: ...101 Innovation Drive San Jose CA 95134 www altera com MNL 01068 1 3 Stratix V GT Edition Reference Manual Transceiver Signal Integrity Development Kit Feedback Subscribe Downloaded from Arrow com...

Страница 2: ...ordance with Altera s standard warranty but reserves the right to make changes to any products and services at any time without notice Altera assumes no responsibility or liability arising out of the...

Страница 3: ...LEDs 2 18 Setup Elements 2 19 FPP Configuration MAX II Bypass DIP Switch 2 19 Program Select Jumper 2 20 Reset Push Button 2 20 CPU Reset Push Button 2 20 Clock Circuitry 2 21 Dedicated Transceiver C...

Страница 4: ...16 Altera Corporation Stratix V GT Edition Reference Manual Board Revision History 1 1 Document Revision History 1 1 How to Contact Altera 1 1 Typographic Conventions 1 2 Downloaded from Arrow com Dow...

Страница 5: ...ve documents Setting up the development board and using the included software refer to the Transceiver Signal Integrity Development Kit Stratix V GT Edition User Guide Stratix V device family refer to...

Страница 6: ...SMA clock input to the transceivers Spread spectrum clock input Four clock trigger outputs Transceiver interfaces Four 25 78 Gbps TX RX channels to MMPX connectors for Stratix V GT FPGA only Seven 12...

Страница 7: ...ceiver clock input select DIP switch Two 4 position power sequence enable select DIP switches One 4 position VCCRT_GXB VCCA_GXB voltage select DIP switch Heat sink and fan 40 mm heat sink and fan comb...

Страница 8: ...l Integrity Development Board Block Diagram LCD Buttons Switches Displays 16 Char 2 Line LCD 8 User DIP Switch 4 User Push Buttons 8 User LEDs Pwrgood FPP Configuration 25 78 Gbps Channels 12 5 Gbps C...

Страница 9: ...he board and installing the demo software refer to the Transceiver Signal Integrity Development Kit Stratix V GT Edition User Guide This chapter consists of the following sections Board Overview Featu...

Страница 10: ...LEDs D8 D15 SFP Module J51 XFP Module U25 Molex Backplane Connector J34 Tyco Connector J33 Amphenol Backplane Connector J32 Power Switch SW1 JTAG Header J93 DC Power Jack J1 Character LCD J30 Embedded...

Страница 11: ...numbered REFCLKs on left side of the Stratix V GT device and trigger an output at board reference J81 The external input is available at board reference J79 and J80 The default frequency is 644 53125...

Страница 12: ...00 J102 J104 J106 J108 Advanced transceiver interface Transceiver GTB receive channels connected to the MMPX connectors J95 J97 J99 J101 J103 J105 J107 J109 Advanced transceiver interface Transceiver...

Страница 13: ...anana jack Banana jack for supplying external VCCA power to the FPGA Fuse F7 must be removed prior to supplying external power to this banana jack J9 VCCRT_GXB 0 85 V 1 0 V banana jack Banana jack for...

Страница 14: ...m Table 2 4 Stratix V GT I O Usage Summary Part 1 of 3 Function I O Type I O Count Description FPGA Transceiver Clocks Programmable differential clock LVDS input 4 Differential REFCLK input to feed th...

Страница 15: ...DDR 26 1 1 8 V CMOS output 26 Flash address bus DATA 15 0 1 8 V CMOS input output 16 Flash data bus FLASH_CEn 1 8 V CMOS output 1 Flash chip enable FLASH_OEn 1 8 V CMOS output 1 Flash read strobe FLAS...

Страница 16: ...16 Transceiver channel 12 5G channels to Tyco backplane connector 1 4 V PCML 28 Transceiver channel 12 5G channels to Amphenol backplane connector 1 4 V PCML 28 Transceiver channel 12 5G channels to M...

Страница 17: ...Block Diagram MAX1619 Controller Information Register Embedded USB Blaster MAX II CPLD SLD HUB PFL FSD Bus Temperature Measure Results Virtual JTAG PC S5_VCCA Measure Results FPGA LTC2978 Controller...

Страница 18: ...AD6 J16 AF14 2 5 V Flash address bus F_AD7 N13 AD11 2 5 V Flash address bus F_AD8 N14 AC11 2 5 V Flash address bus F_AD9 C14 AF11 2 5 V Flash address bus F_AD10 B12 AE11 2 5 V Flash address bus F_AD11...

Страница 19: ...able F_RSTn H14 AL8 2 5 V Flash reset F_WEn G14 AM8 2 5 V Flash write enable F_WPn T12 AP6 2 5 V Flash write protect FACTORY_IMAGE R8 2 5 V Factory image for configuration FAN_CTRL E3 D6 2 5 V Fan con...

Страница 20: ...monitor bus PM1_FAULTB01 C6 U13 2 5 V Power monitor bus PM1_FAULTB10 B3 R12 2 5 V Power monitor bus PM1_FAULTB11 C5 P11 2 5 V Power monitor bus PM2_FAULTB00 A2 N13 2 5 V Power monitor bus PM2_FAULTB01...

Страница 21: ...D1 L4 2 5 V USB configuration data bus USB_MAX_D2 N1 2 5 V USB configuration data bus USB_MAX_D3 L3 2 5 V USB configuration data bus USB_MAX_D4 N2 2 5 V USB configuration data bus USB_MAX_D5 M4 2 5 V...

Страница 22: ...ype B USB connector CN1 a USB 2 0 PHY device and an Altera MAX II CPLD EPM2210F256C3N U19 This allows configuration of the FPGA using a USB cable that connects directly between the USB port on the boa...

Страница 23: ...The configuration program select PGMSEL jumper J28 selects between two Programmer Object Files pof files factory or user stored in the flash The configuration mode select signals MSEL 4 0 are pulled...

Страница 24: ...that allows you to write either page 0 page 1 or other areas of flash over the USB interface using the Quartus II software This method is used to restore the development board to its factory default s...

Страница 25: ...I CPLD in chain set pins 6 7 of the program MSEL switch S7 to 1 f For more information on the following topics refer to the respective documents Board Update Portal and PFL Design refer to the Transce...

Страница 26: ...A Driven by the MAX II CPLD System Controller D11 USER USER_IMAGE Green LED Illuminates when the user image is successfully loaded into the FPGA Driven by the MAX II CPLD System Controller D12 TX ENET...

Страница 27: ...on com Table 2 10 FPP Configuration MAX II Bypass DIP Switch Settings Board Reference S7 Schematic Signal Name Description Default 1 12 MSEL0 ON Logic 0 is selected for MSEL0 OFF Logic 1 is selected...

Страница 28: ...ce and Manufacturing Information Board Reference Description Manufacturer Manufacturer Part Number Manufacturer Website S7 Six Position slide DIP switch Grayhill 97C06RT www grayhill com Table 2 12 MA...

Страница 29: ...Channels Clock Buffer 6 12 5G Channels 6 12 5G Channels 6 12 5G Channels 2 12 5G Channels 1 28G Channel 2 12 5G Channels 1 28G Channel 2 12 5G Channels 1 28G Channel 2 12 5G Channels 1 28G Channel 64...

Страница 30: ...e 2 15 lists the spread spectrum clock settings and frequencies Figure 2 7 Transceiver Signal Integrity Development Kit General Purpose Clocks Table 2 15 Spread Spectrum Clock Settings and Frequencies...

Страница 31: ...bps ATT channels connects to the MMPX connectors Table 2 16 Crystal Oscillator Component References and Manufacturing Information Board Reference Description Manufacturer Manufacturer Part Number Manu...

Страница 32: ...Amphenol FCI backplane connector left side of transceiver block Length match between this TX group 5 12 5 Gbps RX to Amphenol FCI backplane connector left side of transceiver block Length match betwee...

Страница 33: ...19 1 4 V PCML K34 GXB transmit E5 GXB_TXLN_20 1 4 V PCML J37 GXB transmit F5 GXB_TXLP_20 1 4 V PCML J36 GXB transmit E4 GXB_TXLN_21 1 4 V PCML G37 GXB transmit F4 GXB_TXLP_21 1 4 V PCML G36 GXB transm...

Страница 34: ...XB_TXRN_0 1 4 V PCML AU3 GXB transmit G18 GXB_TXRN_5 1 4 V PCML AH5 GXB transmit F17 GXB_TXRP_0 1 4 V PCML AU4 GXB transmit G17 GXB_TXRP_5 1 4 V PCML AH6 GXB transmit B2 GXBRXLN_0 1 4 V PCML AV39 GXB...

Страница 35: ...3 GXBRXLN_6 1 4 V PCML AH39 GXB receive K2 GXBRXLN_7 1 4 V PCML AE37 GXB receive G4 GXBRXLN_8 1 4 V PCML AF39 GXB receive L3 GXBRXLN_9 1 4 V PCML AD39 GXB receive K4 GXBRXLN_10 1 4 V PCML AB39 GXB rec...

Страница 36: ...receptacle Tyco Strada Tyco Electronics 2149323 1 www te com J34 Connector 4 pair receptacle Molex Impact Molex 76160 5020 www molex com Table 2 22 User Defined Push Button Schematic Signal Names and...

Страница 37: ...6 2 USER_DIP6 2 5 V H34 3 USER_DIP5 2 5 V F33 4 USER_DIP4 2 5 V G33 5 USER_DIP3 2 5 V H32 6 USER_DIP2 2 5 V D34 7 USER_DIP1 2 5 V E34 8 USER_DIP0 2 5 V D33 Table 2 25 User Defined DIP Switch Component...

Страница 38: ...mes and Functions Board Reference J30 Schematic Signal Name I O Standard Stratix V GT Device Pin Number Description 4 LCD_D_Cn 2 5 V B14 LCD data or command select 5 LCD_Wen 2 5 V B13 LCD write enable...

Страница 39: ...J30 2 7 pin 100 mil vertical header Samtec TSM 107 01 G DV www samtec com 2 16 character display 5 8 dot matrix Lumex Inc LCM S01602DSR C www lumex com Downloaded from Arrow com Downloaded from Arrow...

Страница 40: ...C and Marvell 88E1111 PHY MAC 88E1111 Device Transformer RJ45 SGMII Interface S_IN S_OUT CAT 5 UTP 10BASE T 100BASE TX 1000BASE T Table 2 31 Ethernet PHY Pin Assignments Signal Names and Functions Par...

Страница 41: ...ata 16 TXD3 2 5 V AJ17 SGMII transmit data 9 TXEN 2 5 V AF16 SGMII transmit enable Table 2 31 Ethernet PHY Pin Assignments Signal Names and Functions Part 2 of 2 Board Reference U22 Schematic Signal N...

Страница 42: ...ransmitter output Table 2 34 XFP Interface Component Reference and Manufacturing Information Board Reference Description Manufacturer Manufacturing Part Number Manufacturer Website U25 XFP 30 pin conn...

Страница 43: ...2 36 SFP Interface Component Reference and Manufacturing Information Board Reference Description Manufacturer Manufacturing Part Number Manufacturer Website J51 SFP connector Mect family standard SFP...

Страница 44: ...8 V AJ14 Address bus B5 F_AD14 1 8 V AH13 Address bus C5 F_AD15 1 8 V AG13 Address bus D7 F_AD16 1 8 V AF13 Address bus D8 F_AD17 1 8 V AJ13 Address bus A7 F_AD18 1 8 V AJ12 Address bus B7 F_AD19 1 8...

Страница 45: ...Assignments Schematic Signal Names and Functions Part 2 of 2 Board Reference U21 Schematic Signal Name I O Standard Stratix V GT Device Pin Number Description Table 2 38 Flash Memory Component Refere...

Страница 46: ...clock buffers x4 2p5V 2 5 Programmable clock outputs T85A23157 dual analog switch 5V 5 0 Character LCD 5V 5 0 LEDs x13 2p5V 2 5 Board power LED 5V 5 0 Downloaded from Arrow com Downloaded from Arrow...

Страница 47: ...re power VCCR_GTB 0 85 or 1 0 1 1 Transceiver receiver power for 28G channels VCCT_GTB 0 85 or 1 0 1 1 Transceiver transmit power for 28G channels VCCL_GTB 0 85 or 1 0 1 1 Transceiver clocking power f...

Страница 48: ...LDO 1 5 A LTC3026 LDO 1 5 A LTC3026 LDO 1 5 A LTC3026 LDO 1 5 A LTC3026 LDO 1 5 A XFP VCCRT_GXB VCCR_GTB VCCT_GXB VCCL_GTB Ethernet Downloaded from Arrow com Downloaded from Arrow com Downloaded from...

Страница 49: ...11 Remote diode input Table 2 44 Temperature Sense Component Reference and Manufacturing Information Board Reference Description Manufacturer Manufacturing Part Number Manufacturer Website U12 Tempera...

Страница 50: ...loaded from Arrow com Downloaded from Arrow com Downloaded from Arrow com Downloaded from Arrow com Downloaded from Arrow com Downloaded from Arrow com Downloaded from Arrow com Downloaded from Arrow...

Страница 51: ...custrain altera com Product literature Website www altera com literature Nontechnical support general Email nacomp altera com software licensing Email authorization altera com Note to Table 1 You can...

Страница 52: ...1 The hand points to information that requires special attention h The question mark directs you to a software help system with related information f The feet direct you to another document or website...

Результаты поиска

Содержание Stratix V GT

Отзывы:

Похожие инструкции для Stratix V GT

Бренды по названию

Популярные бренды

Altera Stratix V GT, Справочное руководство

Результаты поиска

Содержание Stratix V GT

Отзывы:

Похожие инструкции для Stratix V GT

Бренды по названию

Популярные бренды