![Agilent Technologies J-BERT N4903 Скачать руководство пользователя страница 126](http://html1.mh-extra.com/html/agilent-technologies/j-bert-n4903/j-bert-n4903_user-manual_2868694126.webp)
This control is used to adapt the CDR to an input bit stream with SSC.
Enable widens the loss of lock detection window, and sets the peaking
to optimum SSC performance. Enter the Expected Deviation to set the
locking window to an optimum.
SSC is mostly used “down-spread” which means, the clock signal is
modulated to a lower frequency and back. Thus the average frequency
is lowered by half of the maximum deviation. The CDR is adapted to
that value. Enter the maximum deviation as most standards specify.
N O T E
Although the CDR will lock even without the presence of SSC, it is strongly
recommended to uncheck this box when SSC is not present; otherwise the CDR will
unnecessarily loose performance in lock detection and lock time.
Sampling Point Setup
Sampling Point Setup - Concepts
This section provides basic information on the sampling point setup and
eye diagrams.
How Does the Sampling Point Setup Work?
The sampling point of a data signal is defined by two values: a point in
time and a voltage level. Each bit of the data signal is sampled at this
point in time and in reference to this voltage level. The point in time (in
reference to the clock signal) is referred to as the
data input delay
, and
the voltage level is referred to as the
0/1 decision threshold
.
The location of the sampling point is the decision factor as to whether
the incoming bits are identified as logic 0's or 1's. To measure the
accurate bit error ratio at the input port, false readings of logic 0's or
1's must be avoided. Therefore, the sampling point must be set to the
optimum location within the data eye.
The functions within the
Sampling Point Setup
window allow you to:
•
Prepare the error detector for the incoming data signal regarding the
connector termination.
•
Graphically display the eye diagram in terms of voltage, input delay
and a BER threshold.
4
Setting up the Error Detector
126
Agilent J-BERT N4903 High-Performance Serial BERT
Содержание J-BERT N4903
Страница 1: ...S Agilent J BERT N4903 High Performance Serial BERT User Guide s Agilent Technologies...
Страница 68: ...2 Setting up Patterns 68 Agilent J BERT N4903 High Performance Serial BERT...
Страница 158: ...4 Setting up the Error Detector 158 Agilent J BERT N4903 High Performance Serial BERT...
Страница 314: ...6 Evaluating Results 314 Agilent J BERT N4903 High Performance Serial BERT...
Страница 374: ...7 Jitter Tolerance Tests 374 Agilent J BERT N4903 High Performance Serial BERT...
Страница 394: ...8 Solving Problems 394 Agilent J BERT N4903 High Performance Serial BERT...
Страница 434: ...Index 434 Agilent J BERT N4903 High Performance Serial BERT...