
4-52
Real-Time I/Q Baseband Generator User’s and Programming Guide
Programming Commands and Examples
ESG Family Signal Generators
Programming Commands
Options UN8 and 202
TETRA - Uplink Custom Timeslot
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:UCUSTom:FIX4 <0-15>
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:UCUSTom:FIX4?
This command enables you to configure the selected uplink custom data field to FIX4 (4-bit
repeating sequence data pattern).
Range: 0000 to 1111
*RST value: 0000 (binary)
TETRA - Uplink Normal Timeslot
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:UNORmal[:DATA]:FIX4 <0-15>
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:UNORmal[:DATA]:FIX4?
This command configures the uplink normal data field FIX4 value for the selected
timeslot.
Range: 0000 to 1111
*RST value: 0000 (binary)
Frequency Correction (FCOR) Field
TETRA - Downlink Continuous Synchronization Timeslot
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:DCSync:FCOR <80-bit value>
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:DCSync:FCOR?
This command sets the frequency correction bits for the selected downlink continuous
synchronization timeslot.
Range: 00000000000000000000 to FFFFFFFFFFFFFFFFFFFF
*RST value: FF0000000000000000FF
TETRA - Downlink Discontinuous Synchronization Timeslot
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:DDSync:FCOR <80-bit value>
[:SOURce]:RADio:TETRa:SLOT[1]|2|3|4:DDSync:FCOR?
This command sets the frequency correction bits for the selected downlink discontinuous
synchronization timeslot.
Range: 00000000000000000000 to FFFFFFFFFFFFFFFFFFFF
*RST value: FF0000000000000000FF
FSK Deviation
Содержание ESG series
Страница 2: ...ii ...
Страница 446: ...I 16 Index Index ...