Achronix PCIe Accelerator-6D Card, Руководство пользователя

Страница: 25 / 37

PCIe Accelerator-6D Card User Guide (UG074)
Speedster FPGAs www.achronix.com 25
JTAG (J6)
JTAG interface (J6) provides access to the JTAG interface pins on the HD1000. The header can be seen in
figure:
. You can use this information for further debug, PCIe Accelerator-6D Board Details (see page 9)
development or application actions.This JTAG header also serves as an alternate bitstream programming
interface for HD1000 using a Bitporter pod (the Bitporter pod is not provided as a part of the Accelerator-6D kit).
For more details, refer to the
. Bitstream Programming and Debug Interface User Guide
The signal pins for the 14-pin JTAG header are listed in table below.
Table 6: Accelerator-6D Rev C JTAG Header (J6) Pins
JTAG Header (J6) Connection
Signal Pin Through Signal Name HD1000 (U33) Pin
JTAG_TRST_N 1
U48
FPGA_JTAG_TRST_N L16
JTAG_TMS 7 FPGA_JTAG_TMS J19
JTAG_TCK 9 FPGA_JTAG_TCK J13
JTAG_TDI 3 FPGA_JTAG_TDI K17
JTAG_TDO 5 N/A FPGA_JTAG_TDO K16
Memory Interface
SO-DIMM Sockets (J10, J11, J12, J13, J14, J15, J16, J17, J18, J19, J20,
J21)
The Accelerator-6D board has twelve standard 204-pin DDR3 ×72 bit ECC SO-DIMM sockets (J10 through J21),
with two per each of the six available DDR3 hard IP controllers on the HD1000 FPGA. These SODIMM sockets
can be used to load 12 DDR3 ECC SODIMMs of up to 16 GB each to give a total of 192 gigabytes of on board
memory. With the maximum supported bandwidth of 1600MT/s per 16 GB SODIMM, the 12 DIMMs operating in
full capacity can provide up to 690 Gbps of total memory bandwidth.
The figure below shows the HD1000 DDR3 controller to SODIMM socket mapping for the six controllers (two
slots per DDR3 controller) located on southeast (ES), center east (EC), northeast (EN), southwest (WS), center
west (WC) and northwest (WN) of HD1000 FPGA. The HD1000 drives the memory signals using dedicated
GPIO. Achronix provides an ACE template to correctly allocate these I/O pins. For the complete list of DDR3
signal mappings to HD1000 FPGA pin, refer to
available in the documents Speedster22i HD1000 Pin Table
section of the Achronix website.
Note
The kit does not ship with the above reference SODIMMs.