![background image](http://html1.mh-extra.com/html/on-semiconductor/nb3m8t3910g/nb3m8t3910g_user-manual_1633885001.webp)
©
Semiconductor Components Industries, LLC, 2014
September, 2014
−
Rev. 0
1
Publication Order Number:
EVBUM2238/D
NB3M8T3910GEVB
NB3M8T3910G Evaluation
Board User's Manual
Introduction
The NB3M8T3910GEVB is a custom evaluation board
developed by ON Semiconductor for the NB3M8T3910G.
This evaluation board was designed to provide a flexible and
convenient platform to quickly evaluate, characterize and
verify the operation of the NB3M8T3910G.
This evaluation board manual contains:
•
Information on the NB3M8T3910G Evaluation Board
•
Assembly Instructions
•
Test and Measurement Setup Procedures
•
Bill of Materials
This manual should be used in conjunction with the device
datasheet
NB3M8T3910/D
which contains full technical
details on the device specifications and operation.
Figure 1. NB3M8T3910GEVB Top and Bottom View
Top View
Bottom View
READ FIRST
−
INTRODUCTION
The NB3M8T3910G has two banks of 5 differential
outputs. Each output bank can be independently selected as
LVPECL, LVDS or HCSL outputs by the SMODEAx/Bx
select pins.
This evaluation board, NB3M8T3910GEVB, has been
configured to evaluate each output type.
Of the ten possible differential outputs, three are dedicated
as LVPECL, three are dedicated as LVDS and four are
dedicated as HCSL (labeled on board).
The Single-Ended LVCMOS Output, REFOUT, is
controlled by the Synchronous OE_SE pin. For Clock
frequencies above 250 MHz, the REFOUT line should be
disabled.
Each dedicated output pair on the board is configured per
Table 1 below:
http://onsemi.com
EVAL BOARD USER’S MANUAL
Downloaded from