
4-4
IM 704310-12E
Operation of the Standard Event Register
The standard event register is provided for eight
different kinds of event which can occur inside the
instrument. Bit 5 (ESB) of the status byte is set to [1]
when any of the bits in this register becomes [1] (or
when the corresponding bit of the standard event
enable register becomes [1]).
Examples
1. A query error occurs.
2. Bit 2 (QYE) is set to [1].
3. Bit 5 (ESB) of the status byte is set to [1] if bit 2 of
the standard event enable register is [1].
It is also possible to check what type of event has
occurred inside the instrument by reading the contents
of the standard event register.
Reading from the Standard Event Register
ïThe contents of the standard event register can be
read by the
*ESR
command. After completion of the
read-out, the register will be cleared.
Clearing the Standard Event Register
The standard event register is cleared in the following
three cases.
• When the contents of the standard event register
are read using
*ESR?
• When the
*CLS
command is received
• When power is turned ON again
4.3 Standard Event Register/4.4 Extended Event Register
4.4
Extended Event Register
The extended event register indicates changes in the device
'
s internal condition register as detected
through the transition filters.
RTF
6
0
7
5
4
3
2
1
0
ETF
MTF
SOV
TOV
DOV
DAT
CAL
8
TST
9
ACS
10
HCP
11
INI
12
ASC
13
0
14
0
15
6
7
5
4
3
2
1
0
8
9
10
11
12
13
14
15
0
14
15
1
6
7
5
4
3
8
9
10
11
12
13
2
6
7
5
4
3
2
1
8
9
10
11
12
13
14
15
16
Condition register
:STATus:CONDition?
Transition filter
Extended event register
:STATus:FILTer<x>
{RISE|FALL|BOTH|NEVer}
:STATus:EESR?
FILTer<x>
→
The states indicated by the condition register are as follows.
Bit 0
Dat (Data Available)
Set to "1" when measured data or computed result is valid.
Bit 1
Dov (Data Overflow)
Set to "1" when measured data overflows.
Bit 2
Tov (Time Stamp Overflow)
Set to "1" when time stamp data overflows.
Bit 3
SOV (Sample Overflow)
Set to "1" when the number of measured samples is exceeded.
Bit 4
MTF (Measured T Failure)
Set to "1" when the measurement of Measured T fails.
Bit 5
ETF (Estimated T Failure)
Set to "1" when the measurement of Estimated T fails.
Bit 6
RTF (Rest Time Failure)
Set to "1" when the pause time of block sampling is less than 500 ns.
Bit 8
CAL (Calibration)
Set to "1" during calibration.
Bit 9
TST (Testing)
Set to "1" during self-test.
Bit 10
ACS (Accessing)
Set to "1" while accessing the medium.
Bit 11
HCP (Hard-Copying)
Set to "1" during the hard copy operation.
Bit 12
INI (Initializing)
Set to "1" during initialization.
Bit 13
ASC (Auto Scaling)
Set to "1" during auto scaling.
The transition filter parameters determine change of each bit (suffix 1 to 16) in the condition register and set
the corresponding bit of the extended event register as shown below.
RISE
Sets the extended event register bit to [1] when the condition register bit changes from [0] to [1].
FALL
Sets the extended event register bit to [1] when the condition register bit changes from [1] to [0].
BOTH
Sets the extended event register bit to [1] when the condition register bit changes from [0] to [1] or from [1] to [0].
NEVer
The extended event register bit is fixed at [0].