
10-37
IM 704610-01E
Communication Command
10
10.3 Status Report
Standard Event Register Operation
The standard event register is for the 8 types of events
that can occur internally within the instrument. When
any bit becomes 1, bit 5 (ESB) of the status byte is set
to 1 (if the corresponding bits of the standard event
enable register are also set to 1).
Example:
1. Query error occurs.
2. Bit 2 (QYE) is set to 1.
3. If bit 2 of the standard event enable register is 1,
bit 5 (ESB) of the status byte is set to 1.
Also, by reading the standard event register, you can
confirm what type of event occurred within the
instrument.
Reading the Standard Event Register
The standard event register is read using the *ESR?
command. The register is cleared after being read out.
Clearing the Standard Event Register
The standard event register is cleared in the following
three cases.
• When the contents of the standard event register
are read out using the *ESR? command.
• When the *CLS command is received
• When restarting the instrument
10.3.4
Extended Event Register
The transition filter detects the changes in the condition register that indicate the internal condition of the
instrument and writes the result to the extended event register.
0
6
ULK
7
5
4
3
2
1
0
0
0
0
0
0
DAT
8
9
10
11
12
13
14
0
0
0
0
0
0
0
0
15
6
7
5
4
3
2
1
0
8
9
10
11
12
13
14
15
Status Register
:STATus:CONDition?
Transition Filter
0
14
15
Extended Event Register
1
6
7
5
4
3
8
9
10
11
12
13
2
6
7
5
4
3
2
1
8
9
10
11
12
13
14
15
16
:STATus:FILTer<x>
{RISE|FALL|BOTH|NEVer}
:STATus:EESR?
FILTer<x> ->
ULK
DAT
The meaning of each bit of the condition register is as follows:
Bit 0
DAT (Data Available)
Set to “1” when the measured data and the computed data are valid.
Bit 6
ULK (UnLock)
Set to “1” when the PLL is unlocked.
The transition filter parameters detect changes in specified bits (numerical suffix 1 to 16)
of the status register and rewrite the extended event register.
RISE
Sets the specified bit of the extended event register to 0 upon a change from 1 to 1.
FALL
Sets the specified bit of the extended event register to 1 upon a change from 1 to 0.
BOTH
Sets the specified bit of the extended event register to 1 upon a change from 1 to 0
or 0 to 1.
NEVer
Always 0.