XIMEA xiB64 Series, Technical Manual

Page: 55 / 108

xiB & xiB-64 - Technical Manual Version 1.06 55
3.9.6. Non-isolated Digital Lines
Non isolated Digital lines can be used as inputs or outputs compatible with TTL logic. These are high impedance pins so when
used as output high impedance slave input has to be used.
figure 3-38, non isolated input/output, interface schematic
3.9.6.1. Non-isolated Digital Input/Output (INOUT) General info
Item Parameter/note
Number of digital lines 4, each line can be configured by application separately as input or
output
Maximum input voltage 24V DC
Common pole Yes, AUX power GND
Effect of incorrect input terminal connection Reverse voltage polarity protected
Effects when withdrawing/inserting input module
under power No damage, no lost data
Protection Short-circuit/over-current/reverse voltage
Maximal output sink current 30µA, maximum advised load = 60kΩ
Inductive loads No
Output level logical 0 <0.4V, Load 100kΩ
Output level logical 1 >2.5V, Load100kΩ
Output delay – rising edge 400ns, Load 100kΩ, threshold 2V
Output delay - falling edge 450ns, Load 100kΩ, threshold 0.5V
Input impedance – minimum 15kΩ
Input level for logical 0 <0.7V
Input level for logical 1 >3.3V
Input debounce filter No
Input delay – rising edge 750ns, V
INPUT
=5V,T
AMBIENT
=25°C
Input delay – falling edge
1
1200ns, V
INPUT
=5V,T
AMBIENT
=25°C
Input functions Trigger, get current level; Rising or falling edge are supported for
trigger
Output functions Off, On, Exposure active, Frame active; Signal inversion supported
Table 3-36, General info for non-isolated digital in/out trigger lines.
NOTE 1) Because of low input impedance of non-isolated input it is not possible to connect master slave of two cameras directly.
Signal conditioning (buffer, opamp…) is required
3.10. Power supply input (AUX PWR)
Item Parameter/note
Supported voltage range 12-24V
Typical input current
1
0.38A – 1.2A, @24V while acquiring
Maximum input current
1
0.42A – 1.3A, @24V
Protection Over/under voltage protection
table 3-37, digital output, typical timing
NOTE 1) Measured at conditions: V=24V, T
AMBIENT
=24°C Power consumption is model dependent please refer to paragraph
3.6
.
FPGA GPIO
100R 10k 1k0
10p
10
0k
GND GND GND
INOUT