Xilinx Virtex-4 QV FPGA, Manual

Page: 78 / 180

78 www.xilinx.com Virtex-4 QV FPGA Ceramic Packaging
UG496 (v1.1) June 8, 2012
Chapter 2: Pinout Tables
R
N/A VCCINT U20
N/A VCCINT W20
N/A VCCINT AA20
N/A VCCINT AC20
N/A VCCINT M21
N/A VCCINT T21
N/A VCCINT V21
N/A VCCINT Y21
N/A VCCINT AB21
N/A VCCINT R22
N/A VCCINT U22
N/A VCCINT W22
N/A VCCINT AA22
N/A VCCINT T23
N/A VCCINT V23
N/A VCCINT Y23
N/A VCCINT AB23
N/A VCCINT R24
N/A VCCINT U24
N/A VCCINT AC24
N/A VCCINT P25
N/A VCCINT T25
N/A VCCINT V25
N/A VCCINT M27
Notes:
1. This voltage is also referred to as V
CC_CONFIG
in the Virtex-4 Configuration Guide.
2. Connect this reserved pin to GND.
3. Connect this reserved pin to 2.5V (sharing the same PCB supply distribution as V
CCAUX
is acceptable).
Table 2-2: CF1144 Package(FX60) (Cont’d)
Bank Pin Description
Pin
Number
No Connects