XtremeDSP Spartan-3A DSP Development Board - Technical reference guide - v1.1
26
Bottom
1
2
3
4
Figure 4 XtremeDSP Spartan-3A DSP Development Board bottom view
1.
SPI EEPROM
ST Microelectronics M25P16 16-Mb SPI EEPROM. The device can be used to configure the FPGA or to
hold user data. See
for details.
2.
DDR2 SDRAM
The XtremeDSP Spartan-3A DSP Development Board is equipped with a single-rank, unregistered 512-MB
DDR2 SDRAM. The DDR2 SDRAM is ususlly a Micron MT8HTF6464HY-53E or similar. Serial presence
detection (SPD) through an I
2
C interface to the memory is also supported by the FPGA. See
for details.
See the FPGA pinout used for the DDR2 interface on Table 20.
Notes
•
Only half the the available memory of the DDR2 SDRAM (
i.e.
256 MB) is available because of certain
limitations.
•
The XtremeDSP Spartan-3A DSP Development Board is only tested for DDR2 SDRAM operation at a
data rate of 266 MHz (133 MHz clock rate). Using faster data rates is possible, but untested and not
garanteed.
