2.4.1
Host Initiated Sleep
This example shows a sequence of events from initial power-up of the Wireless CPU®
to the first sleep activation, in this case initiated by the Host UART.
Figure 2.
Sequence of events from initial power-up to first sleep activation
Time Description
1
The Wireless CPU® is un-powered at this point, all UART1 signals are inactive.
2
The Wireless CPU® has completed its power-up cycle and all UART signals are
active. The UART interfaces are ready to communicate, as indicated by the
respective states of the hardware flow control lines.
3
The first serial data is sent from the Wireless CPU® to the Host.
4
The Host sends data to the Wireless CPU®, followed by a period of inactivity.
5
The Host requests sleep mode initiation by setting DTR1 & RTS1 signals high.
6
The Wireless CPU® acknowledges the request by setting DSR1 and CTS1 signals
high, thereby beginning the sleep period. The flow control lines will remain
inactive from this point onwards, until such time as a wake-up event is triggered.
APPLICATION NOTE
GR/GS64 UART Sleep Protocols
Page: 13/26
This document is the sole and exclusive property of WAVECOM. Not to be distributed or divulged without prior written agreement.
Ce document est la propriété exclusive de WAVECOM. Il ne peut être communiqué ou divulgué à des tiers sans son autorisation préalable
