
39: Configuring Terminal Server
_______________________________________________________________________________________________________
_______________________________________________________________________________________________________
© Virtual Access 2018
GW2020 Series User Manual
Issue: 2.1
Page 410 of 423
Web: RX data delay
UCI: tservd.@port[0].sync_rxdata_dly
Opt: sync_rxdata_dly
Defines the number of bit positions to delay sampling data from
the detecting clock edge. This setting is only displayed if an
Atmel USB serial card is enabled.
0
Range
Web: TX data delay
UCI: tservd.@port[0].sync_txdata_dly
Opt: sync_txdata_dly
Defines the number of bit positions to delay output of data from
the detecting clock edge. This setting is only displayed if an
Atmel USB serial card is enabled.
0
Range
Web: Dual X.21 card bit reverse
UCI: tservd.@port[0].bit_reverse
Opt: bit_reverse
Enables bit reversal of all bits in 8 byte word during transmission.
0
Normal.
1
Reverse.
Web: Dual X.21 card DTE TT Invert
UCI: tservd.@port[0].dte_tt_inv
Opt: dte_tt_inv
Enables X.21 TT clock signal inversion.
0
Normal.
1
Invert.
Web: Dual X.21 card DCE TCLK Invert
UCI: tservd.@port[0].dce_tclk_inv
Opt: dce_tclk_inv
Enables X.21 DCE TCLK signal inversion.
0
Normal.
1
Invert.
Web: Dual X.21 card DCE RCLK Invert
UCI: tservd.@port[0].dce_rclk_inv
Opt: dce_rclk_inv
Enables X.21 DCE RCLK signal inversion.
0
Normal.
1
Invert.
Web: Dual X.21 card CLK Invert
UCI: tservd.@port[0].x21_clk_invert
Opt: x21_clk_invert
Enables X.21 DCE CLK signal inversion.
0
Normal.
1
Invert.
Web: Dual X.21 card RX data delay
UCI: tservd.@port[0] x21_data_delay
Opt: x21_data_delay
Sets X.21 card RX data delay in number of bit positions.
0
Range
0 – 7
Web: n/a
UCI: tservd.@port[0].sync_tx_idle
Opt: sync_tx_idle
Defines the value of idle character (decimal) to transmit in case
of tranmit underrun. In HDLC mode, this configures inter-frame
fill.
0
Tranmit 0 (in HDLC mode)
126
Transmit flags (in HDLC mode)
255
Tranmit 1 (in HDLC mode)
Range
0 – 255
Web: n/a
UCI:
tservd.@port[0].v23_inband_carrier_sign
alling
Opt: v23_inband_carrier_signalling
Enables signalling of carrier by sending special characters.
0
Disabled.
1
Enabled.
Web: n/a
UCI:
tservd.@port[0].v23_inband_carrier_on_c
har
Opt: v23_inband_carrier_on_char
Defines the character decimal to signal remote carrier on.
255
Range
0 - 255
Web: n/a
UCI: tservd.@port[0].v23_tx_gain
Opt: v23_tx_gain
Defines the transmit gain for v23 mode.
2
Transmit samples multiplied by 2
Range
Web: n/a
UCI: tservd.@port[0].v23_rx_loss
Opt: v23_rx_loss
Defines the receive loss for v23 mode.
1
Receive samples divided by 1.
Range
Web: n/a
UCI:
tservd.@port[0].v23_rts_to_cts_delay
Opt: v23_rts_to_cts_delay
Defines the v23 modem RTS to CTS delay in milliseconds.
20
Range