
Figure 2 IF to I/Q Processing Steps
More Information
‣
RVP900 Product Architecture (page 15)
‣
RVP901 IFDR Hardware (page 54)
‣
RVP901 IFDR Specifications (page 331)
‣
RVP901 IFDR Technical Drawings (page 369)
3.1.1 RVP901 IFDR Data Capture and Timing
RVP901 IFDR handles digital input and output, such as triggers, polarization switch controls,
and pulse width control.
Input
The primary input to the RVP901 IFDR is the received IF signal. The RVP901 IFDR has five 16-
bit A/D converters to sample the transmit pulse and up to 4 receiver channels.
An external clock may be used to phase lock the A/D conversion with the transmit pulse
(not used for magnetron systems). Alternatively, the stable internal clock of the IFDR can be
used as the reference clock for the entire radar system.
RVP900 User Guide
M211322EN-J
22
Summary of Contents for RVP900
Page 1: ...M211322EN J User Guide RVP900 Digital Receiver and Signal Processor RVP900...
Page 22: ...RVP900 User Guide M211322EN J 20...
Page 88: ...RVP900 User Guide M211322EN J 86...
Page 170: ...RVP900 User Guide M211322EN J 168...
Page 236: ...RVP900 User Guide M211322EN J 234...
Page 390: ...RVP900 User Guide M211322EN J 388...
Page 434: ...Figure 68 ASR9 WSP with RVP7 Architecture RVP900 User Guide M211322EN J 432...
Page 456: ...Figure 82 J90 to J111 Wiring Diagrams RVP900 User Guide M211322EN J 454...
Page 457: ...Figure 83 J13 Wiring Diagram Appendix H TDWR Customizations 455...
Page 468: ...RVP900 User Guide M211322EN J 466...
Page 482: ...RVP900 User Guide M211322EN J 480...
Page 483: ......
Page 484: ...www vaisala com...