TMPM4K Group(1)
Product Inromation
2018-09-18
49 / 89
Rev. 2.1
Table 2.16 T32A Capture trigger connection (1/3)
Channel
Input signal name of
capture trigger
Trigger source
Timer
Trigger selector
Input trigger signal
Signal name
ch0
Timer
A
T32A00TRGINAPHCK
(Other timer output)
-
-
-
T32A00TRGINAPCK
(Internal trigger input)
[TSEL0CR5]
<INSEL23>
PF0(TRGIN0)
TRGIN0
PB1(TRGIN1)
TRGIN1
PF2(TRGIN2)
TRGIN2
UART ch0 transmission completion trigger UART0TXTRG
UART ch0 reception completion trigger
UART0RXTRG
TSPI ch0 transmit completion
TSPI0TXEND
TSPI ch0 receive completion
TSPI0RXEND
Timer
B
T32A00TRGINBPHCK
(Other timer output)
T32A ch0 timer A output
T32A00OUTA
T32A00TRGINBPCK
(other timer input)
[TSEL0CR6]
<INSEL24>
T32A ch0 timer register A0 match trigger T32A00TRGOUTCMPA0
T32A ch0 timer register A1 match trigger T32A00TRGOUTCMPA1
T32A ch0 timer A overflow trigger
T32A00TRGOUTOFA
T32A ch0 timer A underflow trigger
T32A00TRGOUTUFA
Timer
C
T32A00TRGINCPHCK
(Other timer output)
-
-
-
T32A00TRGINCPCK
(Internal trigger input)
[TSEL0CR6]
<INSEL25>
T32A ch5 timer register C0 match trigger T32A05TRGOUTCMPC0
T32A ch5 timer register C1 match trigger T32A05TRGOUTCMPC1
T32A ch5 timer C overflow trigger
T32A05TRGOUTOFC
T32A ch5 timer C underflow trigger
T32A05TRGOUTUFC
ch1
Timer
A
T32A01TRGINAPHCK
(Other timer output)
-
-
-
T32A01TRGINAPCK
(Internal trigger input)
[TSEL0CR6]
<INSEL26>
PF0 (TRGIN0)
TRGIN0
PB1 (TRGIN1)
TRGIN1
PF2 (TRGIN2)
TRGIN2
UART ch1 transmission completion trigger UART1TXTRG
UART ch1 reception completion trigger
UART1RXTRG
TSPI ch1 transmit completion
TSPI1TXEND
TSPI ch1 receive completion
TSPI1RXEND
Timer
B
T32A01TRGINBPHCK
(Other timer output)
T32A ch1 timer A output
T32A01OUTA
T32A01TRGINBPCK
(Internal trigger input)
[TSEL0CR6]
<INSEL27>
T32A ch1 timer register A0 match trigger T32A01TRGOUTCMPA0
T32A ch1 timer register A1 match trigger T32A01TRGOUTCMPA1
T32A ch1 timer A overflow trigger
T32A01TRGOUTOFA
T32A ch1 timer A underflow trigger
T32A01TRGOUTUFA
Timer
C
T32A01TRGINCPHCK
(Other timer output)
-
-
-
T32A00TRGINCPCK
(Internal trigger input)
[TSEL0CR7]
<INSEL28>
T32A ch0 timer register C0 match trigger T32A00TRGOUTCMPC0
T32A ch0 timer register C1 match trigger T32A00TRGOUTCMPC1
T32A ch0 timer C overflow trigger
T32A00TRGOUTOFC
T32A ch0 timer C underflow trigger
T32A00TRGOUTUFC
Note:
[TSEL0CRn]
<INSELm> is set the internal trigger of trigger source by trigger selector. For the detail of
connection, refer to the "2.2 Trigger Selector".