background image

Chapter 2

SLVU802 – October 2012

Connector and Test Point Descriptions

2.1

Input / Output Connectors: TPS8269xEVM

2.1.1 J1 V

IN

This header is the positive connection to the input power supply. The power supply must be connected
between J1 and J3 (GND). The leads to the input supply should be twisted and kept as short as possible.
The input voltage must be between 2.3 V and 4.8 V.

2.1.2 J2 S+ / S–

J2 S+ / S– are the sense connection for the input of the converter. Connect a voltmeter, sense connection
of a power supply, or oscilloscope to this header.

2.1.3 J3 GND

This header is the return connection to the input power supply. Connect the power supply between J3 and
J1 (V

IN

). The leads to the input supply should be twisted and kept as short as possible. The input voltage

must be between 2.3 V and 4.8 V.

Capacitor C1 compensates for parasitic inductance as a result of the wires from the DC power supply to
the EVM. It is not required in an actual application circuit.

2.1.4 J4 V

OUT

This header is the positive output of the step-down converter. The TPS8269x has fixed output voltages;
refer to the specific device data sheet for detailed information on the device output voltage.

2.1.5 J5 S+ / S–

J5 S+ / S– are the sense connection for the output of the converter. Connect a voltmeter, sense
connection of an electronic load, or oscilloscope to this header.

2.1.6 J6 GND

J6 is the return connection of the converter. A load can be connected between J6 and J4 (V

OUT

).

2.2

Jumpers and Switches

2.2.1 JP1 ENABLE

This jumper can enable or disable the converter on the EVM. Placing a shorting bar between ENABLE
and ON turns on the converter. Placing a shorting bar between ENABLE and OFF disables the converter.

2.2.2 JP2 MODE

This jumper can enable or disable the power-saving mode (PSM) under light loads. Placing a shorting bar
between MODE and pulse width modulation (PWM) disables the PSM. If the PSM is disabled, the
converter operates in forced PWM mode over the entire load current range.

Placing a shorting bar between MODE and PSM enables the power-saving mode. The device operates in
power-saving mode under light load conditions. See the specific device data sheet for detailed information.

6

Connector and Test Point Descriptions

SLVU802 – October 2012

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

Summary of Contents for TPS8269 EVM-207 Series

Page 1: ...TPS8269xEVM 207 User s Guide Literature Number SLVU802 October 2012 ...

Page 2: ... 6 2 2 Jumpers and Switches 6 2 2 1 JP1 ENABLE 6 2 2 2 JP2 MODE 6 3 Test Configuration 7 3 1 Hardware Setup 7 3 2 Procedure 7 4 TPS8269xEVM Test Data 8 4 1 Thermal Performance 8 4 1 1 Thermal Measurement TPS82693 IOUT 400 mA 8 4 1 2 Thermal Measurement TPS82693 IOUT 800 mA 8 5 TPS8269xEVM Assembly Drawings and Layout 9 A Appendix 11 A 1 Bill of Materials 11 A 2 Marking Information 11 2 Contents SL...

Page 3: ...ssipation at Room Temperature 8 5 1 TPS8269xEVM Component Placement 9 5 2 TPS8269xEVM Top Layer 9 5 3 TPS8269xEVM Internal Layer 1 10 5 4 TPS8269xEVM Internal Layer 2 10 5 5 TPS8269xEVM Bottom Layer 10 List of Tables 0 1 Ordering Information 4 A 1 TPS8269xEVM 207 Bill of Materials 11 A 2 Marking Information 11 3 SLVU802 October 2012 List of Figures Submit Documentation Feedback Copyright 2012 Texa...

Page 4: ... ion Li Ion batteries with extended voltage ranges Different fixed voltage output versions of the TPS8269xSIP are available These converters operate at a regulated 3 MHz switching frequency and enter a power save mode operation under light load currents in order to maintain high efficiency over the entire load current range A pulse frequency modulation PFM mode extends the battery life by reducing...

Page 5: ... VIN VIN B1 MODE B2 EN C1 GND C2 GND C3 GND A1 VOUT U1 TPS8269xSIP 1 JP1 C2 C5 C8 J8 VIN VIN VIN VIN VOUT VOUT A3 J7 Chapter 1 SLVU802 October 2012 TPS8269xEVM Schematic Figure 1 1 illustrates the TPS8269xEVM 207 schematic NOTE For reference only see Table A 1 for specific values Figure 1 1 TPS8269xEVM Schematic 5 SLVU802 October 2012 TPS8269xEVM Schematic Submit Documentation Feedback Copyright 2...

Page 6: ...fixed output voltages refer to the specific device data sheet for detailed information on the device output voltage 2 1 5 J5 S S J5 S S are the sense connection for the output of the converter Connect a voltmeter sense connection of an electronic load or oscilloscope to this header 2 1 6 J6 GND J6 is the return connection of the converter A load can be connected between J6 and J4 VOUT 2 2 Jumpers ...

Page 7: ...also be worn Work at an ESD workstation Make sure that any wrist straps bootstraps or mats are connected and reference the user to earth ground before power is applied to the EVM Electrostatic smocks and safety glasses should also be worn Connect a DC power supply between J1 and J3 on the TPS8269xEVM Note that the input voltage should range from 2 3 V to 4 8 V Keep the wires from the input power s...

Page 8: ...nd may differ from actual results obtained by some users 4 1 Thermal Performance Figure 4 1 and Figure 4 2 show the typical thermal performance for the TPS82693 for two load scenarios respectively 4 1 1 Thermal Measurement TPS82693 IOUT 400 mA Figure 4 1 VIN 3 6 V VOUT 2 85 V IOUT 400 mA 80 mW Power Dissipation at Room Temperature 4 1 2 Thermal Measurement TPS82693 IOUT 800 mA Figure 4 2 VIN 3 6 V...

Page 9: ...g components to both sides of the PCB or using additional internal layers can offer additional size reduction for space constrained systems NOTE Board layouts are not to scale These figures are intended to show how the board is laid out they are not intended to be used for manufacturing TPS8269xEVM 207 PCBs Figure 5 1 TPS8269xEVM Component Placement Figure 5 2 TPS8269xEVM Top Layer 9 SLVU802 Octob...

Page 10: ... Internal Layer 1 Figure 5 4 TPS8269xEVM Internal Layer 2 Figure 5 5 TPS8269xEVM Bottom Layer 10 TPS8269xEVM Assembly Drawings and Layout SLVU802 October 2012 Submit Documentation Feedback Copyright 2012 Texas Instruments Incorporated ...

Page 11: ...C02SAAN Header Male 2 pin 100 mil spacing 0 10 in x 2 PEC02SAAN Sullins J4 J5 J6 0 0 J7 J8 Open Connector SMA Straight PC mount 901 144 8RFX AMP 0 210 in2 2 2 JP1 JP2 PEC03SAAN Header Male 3 pin 100 mil spacing 0 10 in x 3 PEC03SAAN Sullins IC 800 mA High Freq μModule 0 1 U1 TPS82693SIP SIP 8 TPS82693 TI Step Down Converter A 2 Marking Information Table A 2 provides the marking information for thi...

Page 12: ...esponsible for compliance with all legal regulatory and safety related requirements concerning its products and any use of TI components in its applications notwithstanding any applications related information or support that may be provided by TI Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failur...

Page 13: ...Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information Texas Instruments TPS82693EVM 207 ...

Reviews: